Apple
–
San Diego, CA
... Preferred Qualifications RTL design using Verilog or SystemVerilog, assertion writing Design of state machines, data paths, arbitration and clock domain crossing logic Logic synthesis, timing constraints Exposure to Design For Test, understanding of ... - Aug 22