| Distance: | Job alert | Jobs 411 - 420 of 1420 |
FPGA Emulation Application Engineer
Synopsys
–
Sunnyvale, CA, 94087
... Solid understanding of digital design, VHDL/Verilog/SystemVerilog, synthesis, simulation, and FPGA architectures (e.g., Xilinx Ultrascale+). Proficiency in FPGA-based design debug, including timing constraint management and troubleshooting. ... - Aug 22
ASIC Design Manager, TPU Compute
Google
–
Sunnyvale, CA
$183,000-$271,000 +
... Experience in ASIC development with System Verilog. Experience in Computer Architecture, including working with CPU cores, GPU Streaming Multiprocessors, or ML accelerator cores. Preferred qualifications: Master's degree or PhD in Electrical ... - Aug 05
RTL Design Engineer
ACL Digital
–
San Jose, CA
... Hands on experience with RTL coding using SV, Verilog, scripting language (Perl, Python, shell, TCL) Good analytical and problem-solving skills. Mentor junior engineers on the team Qualifications Bachelor's/MS engineering in Electronics, Electrical, ... - Aug 04
Analog/Mixed-Signal Verification Engineer
Niobium Services LLC
–
Clinton Township, OH, 43224
... Create behavioral models of analog and RF components in SystemVerilog, Verilog-A, Verilog-AMS, and other relevant modeling languages. Define test benches and validation plans to ensure seamless integration between analog and digital subsystems. ... - Aug 25
Principal Engineer- Design
Microchip Technology
–
Chandler, AZ, 85249
... of DSP elements, including DFE, FFE, echo cancellers, PGA, and related components Expertise in RTL coding using Verilog and SystemVerilog Proficient in chip-level design and integration activities, such as linting, CDC analysis, and power ... - Aug 04
Senior Physical Design Engineer
Astera Labs
–
San Jose, CA
... Familiarity and working knowledge of System Verilog/Verilog. Experience with DFT tools and techniques. Experience in working with IP vendors for both RTL and hard-macro blocks. Good scripting skills in tcl, python or Perl. Preferred Experience: Good ... - Aug 22
Principal Systems Engineer
Skyworks
–
Austin, TX
... FPGA development experience · Experience with software application development for engineering analysis / design using Python/VB · Knowledge of Verilog and Verilog-AMS is a plus. · Excellent communication skills. · Results oriented and practical ... - Aug 21
Senior Logic Design Engineer
Teledyne FLIR LLC
–
Milpitas, CA, 95035
... Job Description Design and test FPGA circuitry for next generation Test and Measurement Tools Detailed Description: Define logic architecture of various blocks of the design Design these blocks using Verilog and verify their block level ... - Aug 05
Design-for-Test (DFT) Engineer
ForwardEdge ASIC (a Lockheed Martin Company)
–
Saint Paul, MN
130000USD - 160000USD per year
... Proficient in verilog, logic design and scripting-languages (tcl, python, csh/bash). Self-Motivated and forward-Looking individual who embraces team-oriented approaches to create and verify DFT solutions. Low-pin count DFT solutions and techniques ... - Aug 25
Electrical Engineer - Member Engineering Staff
L3Harris Technologies
–
Camden, NJ
$93,341 - $156,188
... Familiarity with hardware description languages like VHDL or Verilog is a plus. Familiarity with standard electronic interfaces, such as: o I2C, USB, RS-232, Ethernet, SATA, PCIe Strong diagnostic and troubleshooting skills with the ability to ... - Aug 16