Selby Jennings
–
Manhattan, NY
... 3-5+ years of hands-on experience in FPGA or ASIC development using VHDL, Verilog, SystemVerilog, or HLS. Strong understanding of RTL design, synthesis, timing constraints, and simulation. Experience with Ethernet, TCP/IP, PCIe, DMA, and host ... - Aug 12