Synopsys
–
Sector 55, Uttar Pradesh, 201307, India
... on all design tasks – Micro Architecture design – propose various options for Area, Timing, perform Logic levels analysis and throughput trade-offs Own and drive Lint, CDC,RDC,DFT clean up, Synthesis flows, static timing flows, Formal checking, etc. ... - Jun 03