ASIC Engineer, Performance Architecture and Modeling

Summary:

Meta's Silicon Engineering organization is building custom silicon solutions that power the infrastructure underpinning Meta's AI and data center workloads at scale. As an ASIC Engineer specializing in performance and modeling, you will define and drive the architectural performance analysis, pre-silicon modeling, and microarchitectural exploration of custom ASICs designed for Meta's infrastructure. In this role, you will establish the performance modeling methodology and long-term silicon roadmap strategy, partnering with architecture, design, and software teams to ensure Meta's infrastructure silicon meets the demanding throughput, latency, and efficiency targets required at hyperscale.

Required Skills:

ASIC Engineer, Performance Architecture and Modeling Responsibilities:

Define and own the performance modeling strategy for custom infrastructure ASICs, including development of cycle-accurate and transaction-level simulation environments

Drive microarchitectural exploration and trade-off analysis across compute, memory subsystem, interconnect, and I/O domains to inform silicon architecture decisions

Develop and validate pre-silicon performance models that accurately predict post-silicon behavior for data center workloads

Develop low-level workloads and kernels for machine learning training and inference applications

Establish performance analysis methodologies, benchmarking frameworks, and bottleneck identification techniques across the full ASIC pipeline

Collaborate with architecture, RTL design, and physical design teams to translate performance requirements into implementable microarchitectural specifications

Partner with software and systems teams to co-optimize workload scheduling, firmware, and driver behavior against silicon performance characteristics

Lead cross-functional technical reviews and communicate performance modeling results and architectural recommendations to engineering leadership

Define long-term performance modeling infrastructure roadmaps, including tooling, automation, and simulation platform investments

Mentor other engineers on performance modeling techniques, simulation methodology, and microarchitectural analysis best practices

Identify and resolve performance gaps between modeled and measured silicon behavior through structured root-cause analysis and model calibration

Minimum Qualifications:

Minimum Qualifications:

Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

8+ years of experience in ASIC design, silicon engineering, or a related technical field

5+ years of experience in ASIC performance modeling, microarchitectural analysis, or pre-silicon simulation for custom silicon or SoC designs

Proficiency in C++ and Python for developing simulation models, automation frameworks, and performance analysis tools

Experience developing cycle-accurate or transaction-level performance models using C++ and SystemC for complex digital systems including processors, memory subsystems, or high-speed interconnects

Experience with performance analysis of data center, AI accelerator, or high-performance computing workloads on custom silicon

Experience defining microarchitectural specifications and driving cross-functional alignment across architecture, RTL, and physical design teams

Experience with assembly programming languages, and compiler technologies

Preferred Qualifications:

Preferred Qualifications:

Experience with hardware description languages (e.g., SystemVerilog, VHDL) and simulation environments used in ASIC development flows

Experience building or scaling performance modeling infrastructure for hyperscale data center ASICs, including network, storage, or AI inference accelerator designs

Familiarity with post-silicon performance validation and model-to-hardware correlation methodologies

Experience developing Python-based automation pipelines for simulation orchestration, regression testing, and performance data analysis

Experience with GPU, machine learning, multi-threaded programming paradigm

Experience with high-level synthesis, power-performance-area trade-off analysis, or PPA-driven microarchitectural optimization

Public Compensation:

$178,000/year to $250,000/year + bonus + equity + benefits

Industry: Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at .