Post Job Free
Sign in

Design Data

Location:
Bangalore, KA, India
Salary:
as per the company norms
Posted:
April 12, 2012

Contact this candidate

Resume:

Email: PIYUSH GUPTA

******.*******@*****.*** # **0/B, 6th Main B Block,

Contact no. : +91-974******* Ground Floor,

Vinayak nagar,

Murgeshpalya,

Bangalore-560017

OBJECTIVE:

A challenging career with future prospects of growth with a company having excellent work environment and where creativity and enthusiasm are encouraged so that I can hone my technical skills and optimize my professional and personal growth.

TECHNICAL EXPOSURE:

Languages : VHDL, C

Tools : Cadence Analog EDA Tool (Virtuoso), XILINX ISE,

MATLAB

EDUCATIONAL QUALIFICATION:

S.NO. QUALIFICATIONS BOARD/UNIVERSITY YEAR STATUS

1 M. Tech.

(VLSI Design & Embedded System) Delhi Technological University (Delhi College of Engg., Delhi) 2009-2011 78.45%

Or 8.29(CGPA)

2 B.E. (Electronics and Comm. Engg.) Kumaon University, Nainital

(Govt. College) 2004-2008 75%

3 XII U.A. Board 2003 74%

4 X U.P. Board 2001 78%

AREA OF INTEREST: VLSI Design, Low Power VLSI, Analog Circuits,

Embedded System

PROJECT DESCRIPTION:

1. DESIGN OF PARALLEL ARCHITECTURE USING MSP430 & VIRTEX-4-

This project is done under the guidance of Prof. Rajiv Kapoor. Parallel processing uses multiple processors working together to solve a single task. Processors can either solve different portions of the same problem simultaneously or work on the same portion of a problem concurrently. Here we use TI microcontroller MSP430 which is used in parallel with Field Programmable Gate Array (FPGA) Virtex-4.

We proposed a parallel design using MSP430 and Virtex-4 which are interfaced through USB UART with each other. In USB-UART connection the data is transferred with 57600 baud rate.

In this parallel architecture my goal is that MSP430 works as a frontend device while Virtex-4 works as a backend device. So the analog input data is given to the MSP430 which converts the analog data into digital form. When the conversion is completed then data is transferred to Virtex-4 platform for further processing. In Virtex-4, the data is received in digital form. After processing the data in Virtex-4, it is sent back to MSP430. Now in MSP430 the data is converted to analog from digital form and produces an output.

In the design we should consider the process delay which causes the unwanted mismatch between incoming and outgoing data. As during the data communication, both the board send and receive the data simultaneously. But due to any reason, if there is a delay in any process so all the synchronization between the data is disturbed and board finds it hard to get the data correctly.

Another thing is that this system is developed on the evaluation board so there is a lot of limitation for designing the system. We can developed this system by using separate chips of processors, ADC, DAC, LCD and USB UART modules and connecting them accordingly. We can develop such type of application on this system so that processors can have more and more work on it.

2. TOOL CHAIN DEVELOPMENT-

The basic objective is to convert Matlab code into a FPGA or into a layout design. First we convert Matlab code to C code using Matlab R2008a. Since the C code is easy to execute and it gives result in less time as compare to Matlab code. We can also convert the Matlab code into VHDL code with the help of Matlab. From VHDL code to FPGA design, we need Xilinx ISE 8 Software which burns the FPGA kit to give the desired circuit. This provides a general overview of designing Field Programmable Gate Arrays (FPGA devices) with Hardware Description Languages (HDLs).

3. VHDL LIBRARY OF ARITHMETIC AND LOGICAL UNITS-

The aim of the project is to design a library of arithmetic and logical units. The library gives the user ease to use these units directly into its application. The library is designed in VHDL. The library has as many as 16 components which are basic arithmetic units and are frequently used in complex application programs. It gives an idea of library of arithmetic and logical units. It also enlists the use of our library in various applications.

4. STEPPER MOTOR CONTROL USING 89C51 MICRO-CONTROLLER-

A stepper motor controller based on 89C51 microcontroller to control the rotation of a D.C. stepper motor in clockwise and anti clockwise directions. The controller is simple and easy to construct, and can be used in many applications including machine control and robotics for controlling the rotation in any plane.

We have used here an Atmel make low-power, high-performance, 8-bit CMOS microcontroller AT89C51 with 4kB of Flash programmable and erasable read-only memory (PEROM). It has a 128x8 bit internal RAM, 32 programmable input/output (I/O) lines and two 16-bit timer/counters. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional non-volatile memory programmer.

GATE SCORE: 550 with GATE percentile 97.6 in 2009.

CO-CURRICULAR & EXTRA CURRICULAR ACTIVITIES:

1. Participated in national level “Freescale Smart Car Race Competition 2010” held in Bangalore.

2. Participated in “Embedded System Design Workshop 2010” held in DTU.

3. Participated in “XIX Commonwealth Games 2010 Delhi” as a volunteer.

4. Participated in workshop on “Pattern Recognition & Soft Computing” held in DTU (Delhi College of Engineering, Delhi).

5. Participated in ten days NSS camp.

6. B certificate holder in NSS.

7. Participated in College Technical Festival ‘AAROHAN 07’ & won 1st prize in ‘picture puzzle’.

8. Was in discipline Committee in College Technical Festival ‘AAROHAN 07’.

9. Participated in district level “SANSKRIT GYAN PARIKSHA” & got 77% marks.

PERSONAL DETAILS:

Name : Piyush Gupta

Father’s name : Late Mr. S. S. Gupta

Date of birth : 4th JUNE 1986

Sex : Male

Category : General

Marital status : Single

Nationality : Indian

Hobbies : Solving SUDOKU, Watching Cricket

Language known : English, Hindi

DECLARATION

I here by declare that the above written particulars are true to the best of my knowledge and belief.

PIYUSH GUPTA



Contact this candidate