admdgl@r.postjobfree.com +91-988*******
YouTube.com
HASHWITHA K Bangalore-India
linkedin.com/in/hashwitha karunagaran
To work for an organization where culture of freedom and working for initiatives is ensured, facilitating my contribution and action to the company’s vision and thus achieve self-development by playing a significant role in building the organization. EDUCATION
1. REVA University,Bengaluru,Karnataka,MTech in VLSI
& Embedded Systems 2017-2019 with CGPA: 9.15
2. East Point College Of Engineering &Technology,
Bengaluru-Karnataka, BE in Electronics and
Communication Engineering 2013-2017 with 71.53%
3. Pre University, KGF-Karnataka,PUC in PCME 2011- 2013 with 70.16%
WORK EXPERIENCE
Job Role: Embedded Intern
Company: Aeronautical Development Agency, Bangalore. (Jul 2018 - Jan 2019)
Study of i.mx6 quad processor based SABRE Evaluation Board
Job Role: Embedded System Trainee
Company: VLSI GURU Training Institute(Jan 2020 – jun 2020)
Understanding of LPC1313 Microcontroller
Well Understanding of UART,SPI &I2C Communication protocol
Hands on experience on firmware Driver development of different devices like GPIO,ADC,SPI,UART,I2C etc
PROFESSIONAL EMBEDDED TRAINING
Course: Advanced Embedded System
VLSI Training Institute: VLSIGuru Training Institute(Jan 2020 to jun 2020)
Project1: Peripheral Device Drivers Development (SPI & I2C) Language :Embedded c
Tools :keil uvision4
Hardware :LPC1313(ARM CORTEX M3)
Responsibilities:
1. Created of workspace(IDE)
2. Implemented SPI & I2C Protocol(TAL)
3. Written functions for configuring SPI(setting clock rate and given pin directions for MISO.MOSI,SCLK& Slave pin in master & slave modes),SPI Write & Read etc
4. Written configuaration function FOR I2C(bit rate selector,mater or slave),I2c write Byte,I2c Read byte. 5. Implemented MAX7219 & EEPROM Driver(HAL)
Project2: Peripheral Device Drivers Development (UART & ADC)
Language :Embedded c
Tools :keil uvision4
Hardware :LPC1313(ARM CORTEX M3)
Responsibilities:
1. Created of workspace(IDE)
2. Implemented UART & ADC Protocol(TAL)
3. UART Configuration, BaudRateGeneration,
character,string Data Receiving & Transmitting.
4. Vref selection,conversion time setting,get digital count for input analog values.
SKILLS
Language Proficiency : C, Embedded C,
OS Platforms : Windows XP to 10,
Linux
Micro Controllers : LPC1313(ARM
Cortex M3), I.MX6Q Sabre boar ( Multicore ARM
Cortex-A9), etc
Protocols : UART, SPI, I2C
Peripheral Drivers : ADC, GPIO, User
keys, Touch sensor, RGB
Development Tools : Keil µVision IDE
CERTIFICATIONS
Presented a paper titled “Design and implementation of Efficient AES Algorithm Using HDL” at 9th
International Conference on recent engineering and technology 2019 (ICRET).
Successfully completed the 1months internship “VLSI circuit design using industry standard EDA Tools”
at dextrous lab, technology incubation centre, Reva university Bengaluru.
ACADEMIC PROJECTS
1.Design and Implementation of Efficient AES Algorithm Using HDL
HDL : Verilog
Tool : Xilinx ISE, MODELSIM
Hardware: Artix 7 FPGA
The high speed implementation of AES architecture is achieved
Pipelining and LUT based Architecture.
Adding inner and outer pipeline registers for
each rounds and Key Expansion
Crypto Multiplication for Mix columns
The AES architecture is modeled in the Verilog design language and synthesized in Artix 7 of the of field programmable gate array (FPGA) device.
2. CAN-Based Vehicle Monitoring System
Technologies used : CAN protocol
Hardware : LPC2141
The communication module used in this project is embedded networking by CAN which has efficient Data transfer. It takes feedback of vehicle conditions like vehicle speed, engine temperature, collision avoidance using ultrasonic sensor etc. and controlled by main controller.
PERSONAL PROFILE
DOB : 2nd Febuary 1996
Languages : English,kannada,tamil.
Address : #181 New Model house Coromandel Post
kgf
Soft Skills : Positive attitude, Punctual & Disciplined, Active Learner
Declaration: I hereby declare that all the information stated above is true to best of my knowledge and belief. I take the responsibility of any mistakes in data if occur in future.