819-***-**** adkeoj@r.postjobfree.com

PIYUSH MAVANI

Profile

Energetic outgoing New Graduate Design Engineer, Analog Custom Layout Engineer, ASIC/ FPGA Design Engineer with remarkable customer service experience gained in high technology, academic and international sectors. Superb team player with outstanding interpersonal, oral and written communication skills and strong time management skills. Educational Background

Master of Engineering Degree -

Electrical and Computer Engineering

September 2015- May 2017

Carleton University, Ottawa, Ontario, Canada

GPA: 9.5/12

Key Courses:

• Radio Frequency Integrated Circuit Design

• VLSI Design

• Digital Logic Design

• Signal Integrity in High Speed Designs

Bachelor of Engineering Degree –

Electronics and communication Engineering

June 2010 – May 2014

Gujarat Technological University, Gujarat, India

GPA:8.13/10

Key Courses:

• Advanced Electronics

• VLSI Technology and Design

• Microprocessor and Interfacing

• Embedded Systems

• Digital Signal Processing

Field Experience

Reference # 1

Sanmina, Ottawa, On

Jan 2019 – Current

Electrical Test Engineer / Electronics Test Engineer- RMA-Debug

• Assembled experimental circuitry or completed prototype model according to engineering instructions, technical manuals, and knowledge of electronic systems and components

• Performed work related to assembling, programming and testing of products based on the production schedule and established procedures

• Writing detailed test plans, maintenance procedures, test operational work instructions and test procedures

• Executing structured problem-solving efforts

• Maintaining the test labor standards and capacity analysis for products

• Writing technical reports to a multifaceted team related to design, test and electrical failures and manufacture of electronic products

• Effective and clear communication to management on status of projects

• Identifying and driving test and process improvements to closure

• Identifying and communicating product software and hardware design deficiencies to customers

• Training technicians in debug of functional test failures and use of diagnostic equipment Environment: PCB, ESD, Circuit boards, Optical components, repair, Solder, Agile, splicing, ECO, Optical path alignment, Optical switch, Power meter, DCA-X

Reference # 2

Synopsys, Ottawa, On

Project: Physical design

May 2018 – Jan 2019

Physical Design Engineer – Technical intern

• Presented an in-depth study about full design cycle from RTL to GDSII, including chip level.

• Clock tree synthesis on design, Place and route, Chip finishing (LVS, DRC) through to GDSII generation

• Got design knowledge of low power IC design with Synopsys tools.

• Competently finished on time with reports and design specifications for given project.

• Deployed and managed to get parameters such as linearity, timing and stability

• Worked with front-end synthesis and time constrains for IC design.

• Also, Learning the sign off and STA, PNR to get knowledge of back-end for IC-design.

• Worked with ts07nxpvlogl08hdp057f and ts16ncpllogl20hdl090f libs. Environment: Physical Design, IC, Analog IC, IC design, Custom Layout, Design engineer, DRC, LVS, ICC, Synthesis, CMOS, FinFET, high speed, Synopsys (16nm, 7 nm, etc.), DC compiler, DFT compiler, ICC II, Lynx, HDL compiler, Prime Power, Prime Time.

Reference # 3

Sanmina, Ottawa, ON

(Aug 2017 – April 2018)

Electrical Technician / Electronics Technician - RMA-Debug

• Assembled experimental circuitry or completed prototype model according to engineering instructions, technical manuals, and knowledge of electronic systems and components

• Performed work related to assembling, programming and testing of products based on the production schedule and established procedures

• Operated a variety of tools and equipment such as network analyzer, oscilloscope, logic analyzer, RF power measurement tools, Multi meter

• Conducted routine and preventive maintenance of work area equipment and tools

• Applied extensive practical knowledge of technical principles and practices for complex installation and maintenance tasks in support of manufacturing of client products, in a highly time-sensitive environment

• Repaired and maintained electro-mechanical PCB manufacturing equipment

• Supported installation and maintenance of new or more complex manufacturing equipment

• Tested and calibrated equipment

• Identified and troubleshot malfunctioning manufacturing equipment

• Assisted with semi-routine analyses and documentation updates, relating to materials management, manufacturing, or test processes. Drew conclusions and suggested sources of failure, alternate diagnostic techniques, and/or problem fixes

• Supported preventative maintenance according to detailed specifications and schedules

• Assisted in the building of prototypes, helping them in ECO and telephonic conversation with customers to give them support in evolving the design and bring the new changes in the designs. Environment: PCB, ESD, Circuit boards, Optical components, repair, Solder, Agile, splicing, ECO, Optical path alignment

Reference #4

Angadia Enterprise, Surat, India

June 2014 – July 2015

Embedded Software Engineer

• Designed and implemented software of embedded devices and systems from requirements to production and commercial deployment

• Designed, developed, coded, tested and debugged system software

• Reviewed code and design

• Analyzed and enhanced efficiency, stability and scalability of system resources

• Integrated and validated new product designs

• Supported software QA and optimized I/O performance

• Provided post production support

• Interfaced with hardware design and development

• Assessed third party and open source software

Environment: C, C++, schematics reading and interface hardware subsystems, Keil uvision, Multisim, CAD Applied Experience

Reference # 5

Carleton University, Ottawa, On

Project: RFIC Design

Jan 2017 – April 2017

Design Engineer / RF Engineer – RFIC

• Presented an in-depth study and developed specific frequency working RFIC, learned Tx and Rx parts, components used, different types of transistors used for different projects

• Conducted research into the design, operation, and performance of RFIC Analog circuit design in sub-90nm CMOS technology

• Designed LNAs and Mixers, Power amplifiers, VCO for 7.028GHz

• Competently finished on time with reports and design specifications for all four RFIC Components

• Deployed and managed to get specific parameters such as gain, NF, linearity, input/output matching and stability, S-parameter measurements.

• Designed RF/Analog circuit design in sub-90nm CMOS technology

• Worked with front-end RF and Analog circuit blocks such as LNAs and Mixers, TX modulators and driver amplifiers, VCO and ADC/DAC design

Environment: Physical Design, IC, Analog IC, IC design, Custom Layout, Design engineer, CMOS, FinFET, high speed, Cadence (129nm, 90nm, etc.), Virtuoso Reference # 6

Carleton University, Ottawa, On

Project: VLSI Design

Sep 2016 – Dec 2016

Design Engineer - VLSI / IC Layout

• Learned and studied in detail, different types of SRAM cells for VLSI design

• Carried out a survey on three different types of SRAM and deployed all three layouts

• Proposed schemes to overcome cons of traditional SRAM cell and power control

• Conducted 6T, 7T and 9T SRAM cell design (90nm) with layout and compared with all factors such as Power dissipation, Static Noise margin, Area consumption and speed

• Successfully fulfilled the provided specifications (area, speed, and power)

• Deployed fully functional 6T, 7T and 9T SRAM cell layout and block diagram

• Investigated layout without DRC errors

Environment: Digital design, IC layout, Cadence allegro, Transistor, custom layout, IC layout design engineer, High speed and low power, Virtuoso

Reference # 7

Carleton University, Ottawa, On

Jan 2016 – Apr 2016

Design Engineer – Digital / Analog

• Project involved deep understanding of CAN bus and enhancing knowledge about hardware description language

• Used the Active HDL software and VHDL language for programing the CAN bus interface

• Synthesized the code, analyzed and checked the time graph

• Using CAN bus, designed algorithm and Active HDL, synthesized and analyzed the code and working of CAN bus

Environment: Digital logic design, Active HDL, CAN bus, Analog circuit, VHDL, Verilog Skills and Attributes

RF Design Tools and Knowledge Agilent ADS, Cadence SpectreRF, Allegro, Matlab, Labview in Windows or Unix Environment

RF and RFIc circuit design and simulation (LNA, Mixer, VCO, PA, Tx and RX chains, etc)

MIMO system design and optimization

ASIC/FPGA Design and

Analysis Tools

VHDL, Active HDL, Perl(learning) Synplify/Synplify pro, Xilinx ISE, Cadance FPGA System Planner (FSP)

Hardware Design Tools Cadence Concepts, Cadence Allegro, Hspice, Pspice, Matlab/Simulink Lab instrument Multi-Meter, Spectrum Analyzer, VNA, Oscilloscope, signal generators, power meter, power supplies

Operating Systems Linux, Windows, OSX.

Software Tools OpenCV, MatLab, C programming, Proteus, Keil uvision, Multisim Office Tools Microsoft Office, Word, Excel, PowerPoint, Access, Internet Explorer

Contact this candidate