Post Job Free

Resume

Sign in

Engineer Engineering

Location:
Guntur, Andhra Pradesh, India
Posted:
November 08, 2020

Contact this candidate

Resume:

Nagaraju Pagolu. Phone: +91-868*******

Email:adhnff@r.postjobfree.com.

PROFILE SUMMERY:

Engineering with 6 months of experience in Semiconductor industry in Analog & Memory layout design

Worked on different technologies 28nm, 90nm, 130nm, 180nm. Knowledge on FinFet devices.

Knowledge on Reliability issues, deep sub-micron (Parasitic effect, Proximity effects, LOD and DFM).

Custom layout design tools:Cadence Virtuoso Layout Editor, Galaxy Custom Designer IC verification/extraction engines: Calibre Verification, Assura Verification and PVS verification. ACADEMICS:

● Bachelor of Technology in Electronics and Communication engineering from Sri Vasavi institute of engineering technology, Nandamuru, JNTU Kakinada 2014

● Diploma in Electronics and Communication engineering from AANM and VVRSR polytechnic, Gudlavalleru 2011.

TOOLS/SKILLS SET:

● Layout Tools : Cadence Virtuoso, Virtuoso-XL, Virtuoso-GXL.

● Verification Tools : Assura, PVS and Calibre.

● Operating Systems : Linux and Windows.

PROFESSIONAL EXPERIENCE:

Elbrus labs pvt .ltd. since Oct 2018 - Apr 2019 as an Engineer-1. Responsibilities:

Designing of bcen, gcen, lcen, xdec, mux core array. Abutment of all cells with cd1, cd2, and bk1.

Run DRC for all leaf cells.

Run LVS for all chcells.

Project : DRAM

Tool Use :Cadence Virtuoso, Calibre

Technology : 180nm

Team Size : 4

Description : Worked on different sub blocks like Bcen, Gcen, decoders and Multiplexer. Some standard cells library in the project.

Project : Standard Cell Designing.

Tool Use :Virtuoso L, Virtuoso XL, PVS.

Technology : GF 28nm,130nm

Team Size : 1

Role-played:

● Worked on designing standard cells like INV, AND, OR, NAND, NOR, SCHMIDT and DFF.

● Worked on DFF (using net list).

Project : PLL&DAC

Tool Use :Virtuoso L, Virtuoso XL, PVS.

Technology : GF 28nm,130nm

Team Size : 1

Role-played:

● Floor planning, routing and verification for the above mentioned block. CHALLENGES:

● Considering WPE, STI & LOD effects while designing layout.

● Reducing Cross-talk noise for high frequency clock nets.

● Matching the routing length and parasitics for all the branches in the resistor ladder in DAC. Since Oct 2014 to Oct 2016

Organization: GALAXY AUTOMATION.

Designation: Project Engineer - Control & Instrumentation Worked On Project at SAMARIKA PHARMA EQUIPMENTS, Ahmedabad. Worked On Project at HARIOM ELECTRONIC, Vadodara.

Worked On Project at BRICK Making Machine,Bharuch. System wise PLC’s commissioned and serviced:

Servicing of RIZQ TECNOLOGY at Ambala for the project of SOLID ICE providing machine (NV DISTILLERIES.LTD).

Servicing of PLC AND SCADA at MG CONTRACTORS.PVT.LTD at Chandigarh for the project of concrete mixer (mandi).

Servicing and commissioning of PLC AND SCADA at BABU LIME PVT. Ltd at Rajkot.. RESPONSIBILITIES:

Preparation of IO list & instrument list for all instrumentation packages.. Complete instrumentation cable estimation, preparation of cable schedule, JB grouping. Estimation for erection and commissioning package of complete plant BOP area. Preparation of control room layouts, cable routing, installation drawings. Site coordination with team members.

ANALOG LAYOUT DESIGN TRAINEE:

Undergone extensive training of period 6 months in Analog Layout and Mixed Signal Processing in Si Valley Technologies Pvt Ltd.

Experience in Standard Cell Design of 130 nm technologies and Custom layout Design of 130 nm using Slam Layout Editor of Stabie Soft Tool.

Understanding of basic characteristics of transistors, resistors, capacitors and diodes. Knowledge on device matching, noise coupling and latch up effects on the layout Done the various standard cells, Op-Amp, Voltage regulator in the 130 nm technology. Responsibilities:

Top module layout work involves area estimation, floor planning, decide port positions for sub modules, supply and ground routing plan, signal routing plan, time scheduling for completion of the layout, block level integration and LVS, DRC, density, antenna, PVS RCX extraction for back-annotation, ESD and latch up check.

PERSONAL DETAILS:

Date of Birth : 29th June 1993

Nationality : Indian

Marital status : Single

Hobbies : Playing and watching Cricket, Listening to Music and Watching Movies. Permanent Address : Dr.no: 3-22/2, Malayappanpet,

Pamaru Mandal,

Krishna (DT).

Andhra Pradesh-521158.

Place: Hyderabad (P.NAGARAJU)



Contact this candidate