Post Job Free

Resume

Sign in

Software Developer

Location:
Santa Ana, CA
Posted:
October 02, 2020

Contact this candidate

Resume:

adgkwx@r.postjobfree.com

714-***-****

JUAN HERNANDEZ

EDUCATION UNIVERSITY OF CALIFORNIA, LOS ANGELES

B.S. COMPUTER SCIENCE

SOFTWARE

ENGINEERING

DESIGN AND DEVELOPMENT OF ENTERPRISE SYSTEMS

● Requirements Engineering and SW Specification, SW Design and Implementation, SW Verification and Validation, SW Evolution and Maintenance, Risk Management, Project Scheduling, COCOMO Cost Modeling SW PROCESS MODELS

● Plan Driven (Waterfall Model), Incremental Development (Agile Based Models), Reuse Oriented (Component Integration)

● Extreme Programming (Continuous Integration, Constant Refactoring, User Stories, Test Driven Development)

● Scrum (Sprint Cycles, Product Backlog)

SYSTEM MODELING & UNIFIED MODELING LANGUAGE (UML)

● Activity Diagrams, Use Case Diagrams, Sequence Diagrams, Class Diagrams, State Diagrams

● Context Models, Interaction Models, Structural Models, Behavioral Models, Event Driven Models WEB DEVELOPMENT DYNAMIC WEB SITES AND APPLICATIONS

● LAMP Stack (Linux + Apache Tomcat + MySQL + PHP), AJAX Development, MEAN stack (MongoDB + Express.js + Angular Framework + Node.js), JSON and XML Syntax, webGL, Document Object Model (DOM), MVC Architecture, HTTP Protocols (1.0, 1.1 Persistent Connections, 2.0 Multi-Streamed)

INTERFACES, LANGUAGES, AND FRAMEWORKS

● CRUD Interfaces, RESTful Interfaces, SOAP Protocols, Markup Languages (HTML5, Markdown, Mustache Template System), CSS, JavaScript, Spring Framework

DATABASE

MANAGEMENT

SYSTEMS

DATABASE ARCHITECTURE

● Transaction Manager, Data Storage Manager, DML Compiler, DDL Interpreter, File and Buffer Managers SQL + NOSQL(DATA DEFINITION AND DATA MANIPULATION LANGUAGES)

● Schema Design, Consistency and Integrity Constraints, Authorization, Assertions, Triggers, Audit Trail Logging, DML Queries, JDBC + ODBC APIs, Embedded DML Queries, Indexing (B+ Tree Indices, Hash Indices), mySQL, MongoDB ALGORITHM DESIGN

AND ANALYSIS

ALGORITHM PARADIGMS

● Greedy Paradigm, Divide and Conquer + Recurrence Relations, Dynamic Programming + Memoization COMPUTATIONAL TRACTABILITY & TIME COMPLEXITIES

● Complexity Classes: (P, NP, NP-Complete, NP-Hard, PSPACE, PSPACE-Complete), Polynomial-Time Algorithmic Reductions

● Big-O, Big-Theta, Big-Omega Notation

FUNDAMENTALS OF

ARTIFICIAL

INTELLIGENCE

INTELLIGENT AGENTS

● Constraint Satisfaction Problems, Propositional Logic, First Order Logic, Uncertainty Quantification w/ Probability Theory, Bayes Rule Inferences + Bayesian Networks, Markov Chains PROBLEM SOLVING AGENTS W/ SEARCH

● Graph Search Algorithms (BFS, DFS, Greedy Heuristic, A*, Weighted A*), Uninformed vs Informed Searching, Local Search and Optimization Problems, Adversarial Search (Games), Alpha-Beta Pruning vs Forward Pruning, Heuristic Functions MACHINE LEARNING, DEEP LEARNING, AND DATA MINING

● Supervised vs Unsupervised Learning, Classification (Decision Trees, Bayes Methods, Random Forest), Bootstrap Aggregation

(Bagging), Clustering (Grid-Based vs Density-Based), Mining Frequent Patterns and Correlations, Logistic Regression, Neural Networks, Hyper-Parameter Tuning, Bias + Variance Correction, Random Dropout, Convolutional Neural Networks, ResNets, TensorFlow Framework

TELECOMMUNICATION

SYSTEMS W/

EMPHASIS ON

INTERNET

ARCHITECTURE

APPLICATION LAYER

● Web Caches (Proxy Servers), Cookies, E-mail Protocols (SMTP, POP, IMAP), Name Resolution (Domain Name System (DNS)), Dynamic Host Configuration Protocol (DHCP), Dynamic Adaptive Streaming over HTTP (DASH), SOAP Protocol, Transport Layer Security (TLS), Client-Server vs P2P vs Mainframe Architecture TRANSPORT LAYER

● Flow and Congestion Control, TCP/UDP Protocols, QUIC UDP Protocol, Reliable Data Transfer Protocol (RDT) NETWORK LAYER

● Network Address Translation (NAT), Firewalls, Load Balancers, Routing Protocols (SDN, ICMP, OSP, BGP) LINK LAYER

● Address Resolution Protocol (ARP), Point to Point Communication Links (Ethernet), Broadcast Channels (wLAN, Satellite, Base Station Radio Frequency)

PHYSICAL LAYER

● A/D Conversion, Pulse Coded Modulation (PCM), Carrier Signal Modulation, Error Correction (FEC vs ARQ protocols) MEDIUM ACCESS CONTROL

● Channel Partitioning for Colocated Hosts (TDM, FDM, WDM), Random Access Protocols (ALOHA, CSMA, CSMA/CD, CSMA/CA), Demand Assigned Protocols (Reservation Based Multiplexing, Centralized Polling, Token Passing) TRAFFIC ENGINEERING

● Traffic and Service Models, Markov Chains, Queueing System Models COMPUTER SYSTEM

ORGANIZATION AND

OPERATING SYSTEMS

COMPUTER SYSTEM ARCHITECTURE

● Compilation System Pipeline (Pre-Processor, Compiler, Assembler, Linker, Loader), Compilation (Static vs Dynamic (Just In Time Compilers)), Delayed Linking (Static, Shared, Dynamically Loaded Libraries), Machine Languages and Instruction Set Architectures (x86_64, MIPS), CPU Architecture and Pipelining, Synchronization and Lock Acquisition Mechanisms (Spin Wait, Yield And Spin, Wake Up Signaling), File Systems, Bootstrapping MEMORY MANAGEMENT

● Memory Management Unit (MMU), Virtual Address Space Translations, Demand Paging, Page Replacement Algorithms, Pre-emptive Page Laundering, Fragmentation Prevention, Buffer Pools, Garbage Collection SCHEDULING

● Time Sharing vs Batch vs Real-Time Systems, Priority Inversion Prevention (Priority Inheritance), Pre-emptive vs Non-preemptive systems, Scheduling Algorithms (Round Robin, Priority, FIFO, Clock Algorithms (LRU), Multi-Level Feedback Queueing)

PARALLEL,

DISTRIBUTED, AND

HETEROGENEOUS

COMPUTING

SHARED MEMORY MULTI-PROCESSING

● OpenMP API, POSIX Threads, Mutual Exclusion Granularity, Loop Scheduling, Loop Transformations, Load Balancing, Load + Stress Testing, Computational Intensity Analysis, Data Dependency Analysis, Latency Hiding w/ Caches (Pre-fetching vs Multi-threading), Cache Coherency, Superscalar Speedup, Blocked Algorithms HETEROGENEOUS COMPUTING W/ OPENCL AND MESSAGE PASSING INTERFACE (MPI)

● GPU Architecture, Streaming Multi-Processor Warp Scheduling, Single Program Multiple Data Kernels (SPMD paradigm), GPU vs CPU + FPGA Acceleration, Xilinx/Vitis Workflow, MPI Groups and Communicators, MPI Collective Communication Operations IAN FOSTER’S DESIGN METHODOLOGY

● Data and Functional Partitioning, Initiation Interval for Throughput Maximization (Pipelined Parallelism), Computation and Communication Overlapping (Provided in MPI), Agglomeration, Mapping Tasks to Processors PROGRAMMING

LANGUAGES

GRAMMARS

● Backus-Naur Form (BNF), Syntax Diagrams, Formal Languages (Context Free, Regular Languages), Parse Trees, Tokenization DECLARATIVE LANGUAGES (FUNCTIONAL AND LOGIC LANGUAGES)

● Parametric + Subtype Polymorphism, Tuples/Lists, Pattern Matching Paradigm, High Order Functions, Problem Space Searching w/ Bayesian Inferencing

IMPERATIVE AND OBJECT ORIENTED LANGUAGES

● Polymorphism, Encapsulation, Inheritance, Recursion, Exception Handling, Generics, I/O Streams, Asynchronous I/O, Static vs Dynamic Typing, VarArgs, Java Specific Features (Annotations, Autoboxing, Packages + Modules), Python Generators LANGUAGES & SOFTWARE

● Bash (Shell and Scripting), Javascript, PHP, Python, ML, LISP, Prolog, C, C++, Java, Matlab, GNU Octave, Verilog, VHDL

● IntelliJ, Emacs, JUnit, Javadocs, JDB Debugger, GNU GDB Debugger, GNU Gprof (Performance Analysis and Program Profiling) LOGIC DESIGN OF

DIGITAL SYSTEMS

BOOLEAN ALGEBRA AND SET THEORY

● Karnaugh Maps, Conjunctive and Disjunctive Normal Forms, Digital Signal Encoding Schemes COMBINATIONAL LOGIC CIRCUITRY

● Encoders/Decoders, Multiplexers, Arbiters, Comparators, ROM + RAM Modules, Programmable Logic Arrays, Arithmetic Circuits and Arithmetic Logic Unit Design (ALU)

SEQUENTIAL LOGIC CIRCUITRY

● Finite State Machines, Registers/Flip-Flops, Control and Datapath Partitioning Paradigm SOFTWARE

● Logisim (GUI Logic Module Design), Verilog (Simulation and FPGA HDL Synthesis) TECHNICAL

BREADTH:

ELECTRICAL

ENGINEERING

ELECTRONIC ANALOG CIRCUITS & ELECTROMAGNETICS

● Kirchoff’s Current and Voltage Law, Node-Voltage Analysis, Mesh-Current Analysis, Thevenin and Norton Equivalent Circuits, Transient and Steady State Analysis, Semiconductor Diodes and Transistors, CMOS Logic Gates

● Traveling EM Waves, Plane Wave Propagation, Phasors, Transmission Line Wave Propagation, Maxwell’s Equations, Electrostatics, Magnetostatics

SIGNAL PROCESSING SYSTEMS + SPEECH AND IMAGE PROCESSING SYSTEMS

● Continuous and Discrete Time Signals, Linearity + Time Invariance, Impulse Response, Sampling Theory, Reconstruction, Fourier Series, Fourier Transform (FT), Discrete Time Fourier Transform (DTFT), N-Point Discrete Fourier Transform (DFT), Laplace Transform, Z-Transform, Analysis and Design of Signal Filters NANOELECTRONICS

● Quantum Mechanics, Schrodinger Equations, Quantum Wells + Wires + Dots, Quantum Tunneling, Tunnel Junctions, Coulomb Blockade, Single Electron Transistor, Spintronics, Semiconductor Band Theory, Bloch’s Theorem, Kronig Penney Model, Tunneling Diodes, Semiconductor Doping, Ballistic Transport, Ferromagnetism Page 2 Juan Hernandez



Contact this candidate