Resume

Sign in

Assistant Engineering

Location:
Tirupati, Andhra Pradesh, India
Posted:
September 30, 2020

Contact this candidate

Resume:

RESUME

M.Phanikanth

Email:adgi0y@r.postjobfree.com

Phone: 949-***-****,830-***-****

Intend to build a career with commitment & dedication and willing to work as a key player in a challenging & creative environment where I can grow along with the organization with great responsibility.

M.Tech (VLSI SYSTEM DESIGN)

College : Sree Datta Institute Of Engineering And Science

University : J.N.T.U.Hyderabad

Aggregate : 66%

B.Tech(Electronics Instrumentation & Control Engineering)

College : N.B.K.R Institute of Science And Technology

University : Sri Venkateswara University, Tirupathi.

Aggregate : 58%

Intermediate:

College : S.C.S.S Junior College

Board : Board of Intermediate Education.

Aggregate : 72%

10th Standard :

School : R.C.P Gurukulam.

Board : Board of Secondary Education.

Aggregate : 66%

TECHNICAL SKILLS:

Skills : Testing Tools

DataBase : Sqlserver.

CRM Tool : Salesforce (Configuration,Customization and Testing).

STRENGTHS :

Hard work,Quick Learning and Adaptive to new Environment

A Self-Motivate person

Continuous Learning

EXPERIENCE :

Worked as Assistant Professor in Teja Group of Institutions from 2012-2013.

Worked as Assistant Professor in Vaishnavi Group of Institutions from Jan -2014 to June 2017 .

Worked as Assistant Professor in Priyadarshini Institute Of Science & Technology from June -2017 to June 2018.

Working as Assistant Professor in Swetha Institute of Science and Technology from July 2018 to till date.

WORKSHOPS/FDPS/SEMINARS/JOURNALS ATTENDED:

Published a paper on Network on chip using GMM based image classifier in IJERT.

Published a paper on Medical Image Enhancement using wavelet Transform followed by Image sharpening in International Conference at VIT, Chennai.

Attended Workshop in VITT.

Participated in Oracle Academy Student Day Event-2017 through Webinar Sessions.

Participated a Workshop on “Research Methodology” in SVCE, Tirupati.

Taking Online sessions on Testing tools & Salesforce.

Trained on Oracle Apps (Developer) Course.

Participated in One Week FDP on “eSim” in JUNE 2020

Participated in One Week FDP on “ARDUINO” in JUNE 2020.

Participated in One Week FDP on “Advancement In Communication Engineering Technologies With Simulation Tools” in JULY 2020.

Participated in One Week Online short term training programme on “Recent advancements in internet of things for healthcare applications” in JULY 2020.

Participated in One Week FDP on “Matlab and Simulink in Engineering Education” organized by APSSDC in JUNE 2020.

Participated in One Week FDP on “Applications of ML and DL using MATLAB and Python” in JULY 2020.

Participated in Online training programme on “Robotics Systems Design using Arm Based MSP432 Microcontrollers” in JUNE 2020.

Participated in the International Webinar On “Wireless AI:” in JULY 2020.

Participated in the Webinar on the topic on “Research Paper Publication: Expectations vs. Reality” in JULY 2020.

Participated in the “Live Session On Impact Of Communication On Career” in JULY 2020.

M.Tech Project :

HARDWARE ALGORITHM FOR VARIABLE PRECISION MULTIPLICATION ON FPGA .

A hardwired algorithm for computing the variable precision multiplication is presented. The computation method is based on the use of a parallel multiplier of size m to compute the multiplication of two numbers of n m bits. These numbers are represented in the variable precision floating point format, but only the mantissas are considered; the exponents are easily obtained by adding the exponents of the two operands to be multiplied. In this method, the partial products are added as soon as they are computed, resulting in the use of the lowest memory for intermediate results storage. The Xilinx FPGA circuits, of Virtex-II families have been used in the implementation, to reduce the computation delay compared to the solution that uses only FPGA CLBs (Configurable Logic Blocks).The resulting architecture is dedicated to compute the multiplication of operands on FPGA.

PERSONAL PROFILE:

Gender : Male

Father’s Name : M.BhairavMurthy

Marital Status : Married

Address : D.No.10-6,

Telephone Colony, Srinivasapuram

Tirupati-517501,

Chittoor Dist

Declaration:

I hereby solemnly declare that all the statements made above are true to the best of my knowledge and belief and nothing has been concealed, suppressed or fabricated.

Place : Tirupati Maddipati PhaniKanth

Date : Signature

MY OBJECTIVE:

EDUCATIONAL QUALIFICATIONS:



Contact this candidate