Resume

Sign in

Electrical Engineering

Location:
Hillsboro, OR
Salary:
90K
Posted:
April 21, 2020

Contact this candidate

Resume:

AARON D. ARAYA

**** ** ******* ** ********* OR **123

971-***-**** adcv9d@r.postjobfree.com

OBJECTIVE: Obtain an electrical engineering position and grow with an established company, while utilizing my diverse technical skills, attention to detail, and creative resolution of customer needs. Emphasis placed on the application of mixed signal/circuit analysis, testing, and product development.

EDUCATION:

Arizona State University - Tempe, AZ

BSE in Electrical Engineering – December 2014

ACADEMIC EXPERIENCE:

ANALOG AND DIGITAL CIRCUIT - TWO STAGE AMPLIFIER

Added flicker noise parameters, took decisions between NMOS or PMOS input topologies, cascade or common source second stage, and divided the current between the two stages.

DESIGN AND IMPLEMENTATION OF AN RF HARDWARE TROJAN

Designed (Design product packaging) and analyzed CMOS with the help of Cadence and other software. We collected the experimental data, compiled and compared with the correct specifications

Identified the behavior of small signal (current value), which will active in any circuits systems

Achievement- Understood small signal behavior, how it affects the system, how to test the circuit with and without Trojan. In our case, the small signal was considered as a Trojan.

PROFESSIONAL EXPERIENCE:

INTEL- Battery life performance (PTP)/platform Validation/ Debugging (especially identifying the bugs and test the functionality of different products for execution.

PTP power test performance (JF4)

Am very good to debugging different boards/platforms especially CPU, PCH, Bios while execution using pythons.

Power and thermal platform, testing, Data collecting and analyzing, the rest is IP.

P2P, Network certification and more.

INTEL - Product development engineer (DOT) JF4 Oregon

MVP test program team (JF4) 9 months

Responsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp.

Make significant contributions to design, development and validation of testability circuits. Evaluation, development and debug of complex test methods.

Pre and post 1st Silicon for both Multifunctional test program for class and sort run which includes different modules.

More experiences on Intel tools, and every day I run data analizing tool, Aqua, Trace, Tpie and more.

Analyzing the yield using different mathematical methods and make it all free of errors. Implementing MTR on DC/ VCC and EDM calculated the limit/outliers using 6 sigma (compare with 3 and 12 sigma in order to make a better limit for the DC and EDM module in each test program).

Evaluate and modify the Python code in every TP/module based on the correlation and engineering run.

Complicated error and have debugging all issues while integrating and validate the Module in the latest Test program.

Agile methodologies (Project management) and cross –functional test (embedded system) and more.

INTEL - MVE test operation JF4 Oregon

Engineering Tech 8 months

Make significant contribution to analysis the recipe, the adjustment of the handler arm and position of the lot which might be able to run on the top of the Test interface unit (TIU), with in the tool.

Able to understand the nature of all post-SI theory and looks the tolerability of thermal resistivity of the lot. Understand all the HW/SW including the ASTRA, test handler (CMT, HDTM, LVX, x10), Mole, Wombat and other related test tools as well. Mainly we are using different cases of test methods in the modern lab at Intel.

PTD semiconductor (D1D Litho) RA3 Oregon

Engineering (Graduate tech) Apr 18.2016 – Sep 2017

PTD Lithography (Litho wet/dry immersion and Metro area).

Semiconductor industry, implement different technology in order to produce in mass Wafer production. My responsibility was minimizing the production down time and effectively working with process engineers (Scanner and truck Engineers).

Run different lots with 100% free error and take care of Nikon and ASML tools (out of few common 1272/74/76 production tools). Fixing, troubleshooting, run PMs and maintaining the process on those heavy tools every day. Read and analyzing the data (Especially DTLFM, PSFM and Lat image).

JBS TOLLESON BEEF FACTORY Tolleson, AZ

Maintenance Supervisor March 2015- Nov 2015

Managed and trained technicians all over the manufacturing industry. Moreover it was my responsibility to maintain and run all machines well. Testing, troubleshooting, maintaining and replacing parts of the overall machine, conveyers, hydraulics, electrical motors and related areas. PLC and HMI leads me to know or handling the defaults in short period of time.

Formax machine (formal training with Provisur technology)

Improved knowledge about the Formax food processor machines. Hydraulics and motors can work efficiently with gas pressure and electricity. Fixed, modified and properly maintained systems.

Handled allocated budget, its SAP, PMs Optimization and quote in order to purchase parts.

NEVADI ELECTRONICS.PLC

Test and validation

Teasing and troubleshooting electrical / amplifier boards.

Soldering and replacing the damaged electrical parts. (Resister, capacitor, inductor and others).

ST. GEROGE HIGH-SCHOOL

PHYSICS INSTRUCTOR Mendefera, Eritrea

Physics Teacher: Planned lessons, assessments, and activities, on a monthly basis throughout the school year. Worked with 5 physics instructors to create a better and more effective curriculum for students.

Learned 4 local African languages to be able to effectively communicate with and teach students.

Minimized the educational gap between west and local education awareness system by creating open Internet access for every individual in the class.



Contact this candidate