Sign in

Electrical and Computer Engineering

Boston, MA
January 15, 2020

Contact this candidate


Zishan Huang*******79

Address: *** ********** ******, ******, **, 02115

Email: Tel: 857-***-****

Available from May, 2020

Education Background

Northeastern University, Boston, MA Expected May 2020 Candidate for Master of Science in Electrical Engineering Concentration: Microsystems, Materials, and Devices (MSMD) Courses: Microelectromechanical Systems, Microwave Circuit Design for Wireless Communication, VLSI design, CMOS Analog Integrated Circuits, Radio Frequency Integrated Circuit Design, Power Electronics, Power Management Integrated Circuits, Fundamentals of Computer Engineering. GPA: 3.72 (currently)

North China University of Technology, Beijing, China September 2014-July2018 School of Electronic and Information Engineering

Bachelor of Engineering in Microelectronics Science and Engineering GPA: 3.2

Courses: Analog Integrated Circuit Design, Digital Integrated Circuit Design, Physics of Semiconductor Devices, VLSI Design, Test Signal Processing Technology, Circuit Analysis Awards: First-class study scholarship(2016), Second-class study scholarship(2015,2017) Academic Projects

VLSI final course project-16-bit multiplier March-April 2019

• Used Cadence to design 16-bit multiplier

• Simulated the function and delay, then verified

• Did layout and run DRC and LVS in serval blocks

RFIC final course project- On Chip RF Power Detector March-April 2019

• Designed the circuit of power detector and simulated with Cadence

• Made improvement to increase dynamic range

• Used Cadence to layout, run DRC, LVS and did post-layout simulation PMIC final course project- 3-level buck converter with voltage mode control October-December 2019

• Design the circuit of 3-level buck converter and simulate performance

• Design feedback loop includes amplifier, comparator and driver Technical Skills

Computer Tools: Cadence, Matlab, Labview

Operation System: Windows, Linux

Internship Experience

Beijing Relitech Co., Ltd., Beijing, China

Designed I/O interface with ESD protection structure March-June 2018

• Used Cadence to design level-up shift circuits, Schmitt trigger, direction control module, two-way transmission module and ESD protect structure

• Used Cadence to simulate circuit performance

• Used Cadence to draw layout of circuits and run DRC and LVS

Contact this candidate