Post Job Free

Resume

Sign in

Engineering Design

Location:
Houston, TX, 77062
Salary:
60000
Posted:
March 01, 2020

Contact this candidate

Resume:

VAMSI KRISHNA KARANAM

281-***-**** adb2zl@r.postjobfree.com

www.linkedin.com/in/VamsiKaranam

EDUCATION

Master of Science - Computer Engineering (GPA: 3.91) Dec 2019 University of Houston – Clear Lake, Houston

Coursework: High Performance Computer Architecture, Microcomputer Systems Design, Digital System Design, Engineering Applications, Fault Tolerant Computing, Principles of Digital Communication Systems and Cyber Physical Systems Bachelor of Technology – Computer Engineering (GPA: 3.81) Dec 2016 Vellore Institute of Technology, India

Coursework: Digital Logic Design, Digital Signal Processing, Computer Organization and Architecture, Embedded System Design, Advanced Microcontrollers and Applications, VLSI System Design and Control Systems Engineering Tools & Technologies

Hardware skills: System Verilog, Verilog, VHDL, Assembly Language, UVM Libraries, ARM ISA, MIPS Architecture Tools: MATLAB, NI LabView, Multisim, Simulink & Elvis Circuit board, Xilinx Vivado, LabView, Quartus Pro, Modelsim, Riverbed Modeler, Keil Micro Vision (µVision), Opti systems, MS Office, ARM Scripting languages: Python, C++, Perl

Experience

Teaching Fellow Jan 2018 – Dec 2019

University of Houston – Clear Lake

(Linear Circuits, Computer Architecture Design, Digital System Design)

Guiding students in designing and executing real time Digital and Analog Circuits using NI Elvis II Circuit Board, Multisim and testing and analyzing mixed signal circuit responses using Multimeter and Dual Channel Digital Oscilloscope.

Developing a State Machine Diagram for given project requirements, converting it into RTL Design in VHDL and simulating the Design using Xilinx Vivado.

Teaching to write test bench code in System Verilog to verify a complex design and make necessary corrections. Master’s Thesis

University of Houston – Clear Lake

“Improving Latency & Reliability of High Critical Tasks in Mixed Criticality Systems through Task Rescheduling”

Designing algorithms to process data form Tech Libraries containing performance metrics of tasks on different processors and generating a out of order task schedule catering to tasks at different criticality levels in a Mixed Critical System.

Task scheduling using priority conditions in hardware/software co-design environment to improve reliability and latency of High Critical tasks.

Configuring the system to operate in different criticality modes to improve the performance of High Critical tasks to adapt to the system environment.

Implementing reliability improvement techniques through task recomputation and parallel processing in the slack generated to boost reliability further.

Projects:

Implementation of Artificial Neural Network based Signal Conditioning Circuit for a Temperature Transducer through Levenberg – Marquardt Algorithm on Arduino UNO board. (2016)

• Constructing a Timer Circuit around an NTC Thermistor to convert temperature into frequency.

• Modifying the timer circuit to act as Signal Conditioning Circuit (SCC) to stabilize the frequency output.

• Analyzing the raw SCC output through Levenberg – Marquardt Algorithm in multi-layer perceptron neural network using MATLAB Neural Network toolbox.

• Implementing the neural network in Arduino UNO board to read and analyze the incoming signal frequency and further eliminate the linearity error and optimize the output of the SCC to display temperature in LCD display.

Analyzing Inter Symbol Interference (ISI) in RF signal integrity using Eye pattern analysis.

• Made use of Signal analyzers and transcribing measured RF Signal data.

• Obtaining a Probability Density function of a random signal and modulating it with a known jitter to obtain a reference eye pattern.

Automatic Live Object Follower

• Arduino centered Robot which took inputs from proximity Sensor, Gyroscope, ultrasonic and IR sensors to follow live moving objects within a radius of 30 - 40cms from its sensors. Publications:

Research paper published on “Latency Constrained Task Mapping to Improve Reliability of High Critical Tasks in Mixed Criticality Systems” at 2019 10th IEEE Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON), Vancouver.



Contact this candidate