Resume

Sign in

Electronics and Communication Engineering

Location:
Noida, Uttar Pradesh, India
Posted:
September 21, 2019

Contact this candidate

Resume:

K

A

R

T

I

K

E

Y

S

H

A

N

D

I

L

Y

A

O

B

J

E

C

T

I

V

E

To make a positive impact in my field of activity leading to organization’s growth by creative application of my value based convictions and professional divinity, by putting all my efforts in the work assigned to me in an organization where I can grow along with the organization.

I

N

T

E

R

N

S

H

I

P

/

T

R

A

I

N

I

N

G

E

D

U

C

A

T

I

O

N

Jaypee Institute of Information Technology, Noida (July'16 - Present) Sheiling House School, Kanpur (May'15)

B.Tech in Electronics & Communication Engineering with CGPA 7.7 (till 6th semester)

Senior Secondary with 90.5% from ISC Board

Sheiling House School, Kanpur (May'13)

Secondary with 93% from ICSE Board

Summer Research Internship from IIT Ropar (May'19 - July'19) Received a research fellowship & worked under the able guidance of Dr. Satyam Agarwal of EE Dept. in the fields of agricultural IoT and Telecom Networks. Training on Advanced Radio Access Networks from Ericsson (Jan'19 - May'19) Successfully completed the coursework based on RAN (4G LTE) optimisation and were given an introduction to 5G.

Training from BSNL (May'18 - June'18)

Practical training on Optical Fiber Communication, Fibre Distribution MAnagement System and Networking.

P

R

O

J

E

C

T

S

The project dealt with the reduction of power consumption in the Binding & Data Flow Allotment process of HLS using Nash Theory and Auction Theory. The project aimed at finding the reliability for the regular users, when present with the URLLC users in the same network.

Priortised access in slotted ALOHA for URLLC (May'19 - July'19) Power Optimised Binding Using High Level Synthesis (Jan'19 - May'19) Development of drone system for agricultural IoT (May'19 - July'19) Preparing a drone for a safe flight while executing autonomous missions. A Genetic Algorithm for VLSI Floor Planning (July'18 - Dec'18) The project aimed at the optimization of floorplanning in the VLSI circuitry using O-Tree representation & two vital parameters- area and wirelength. S

k

i

l

l

s

Programming Software:

Embedded:

Platforms:

C, Basics of Data Structures

Subject Specific Software: Cisco Packet Tracer & NS-2 for networking, TSPICE for vLSI Design, Cadence for circuit simulations, CodeBlocks, MATLAB for graphical analysis, MySQL for database management, MS Word, MS Excel Raspberry Pi

Linux and Windows

adaeqw@r.postjobfree.com +91-902****** linkedin.com/in/kartikey-shandilya-1936a3163 P

o

s

i

t

i

o

n

s

o

f

R

e

s

p

o

n

s

i

b

i

l

i

t

y

Session Manager, IEEE International Conference on Signal Processing and Communication 2019 (August 7-9, 2019)

Student Coordinator, The Jaypee Debsoc, Debating Society of JIIT (July'18 - April'19)

Student Coordinator, Crescendo, Music Society of JIIT (July'18 - April'19) Volunteer, Creative Department., Impressions'18, The annual techno-cultural fest of JIIT (Nov'17 - Feb'18)

A

c

h

i

e

v

e

m

e

n

t

s

Bagged second position in the annual debate competition of Miranda House college, Delhi University (Sept'17)

Runners-up of the annual debate tournament of Ramjas College, Delhi University

(Jan'18)

Third Best Speaker in the annual debate competition of Lady Irwin College, Delhi University (2017)

Won consolation prize at the debate competition organised by the Rural Electrification Corporation Limited in association with Sri Aurobindo College, Delhi University (Oct'17)



Contact this candidate