Post Job Free
Sign in

Design Engineer Web Developer

Location:
San Jose, CA
Posted:
May 28, 2024

Contact this candidate

Resume:

Dabeegu Kabassima

Silicon Valley, CA

Mobile: 813-***-****

Email: **********@*****.***

Summary:

Validation design engineer with experience in Post-Silicon Power integrity validation and pre-silicon Virtual Platform (VP) validation in farm environment. Used UNIX and Linux to validate VP ingredients in command line interface tools and widgets. Built experience in DC-DC Buck converters and Integrated Voltage Regulators testing and debugging. Designed and Validated PID controllers for Microprocessor power modules and optimized their efficiency.

Debugged Errors in Server NPI and MP manufacturing environment and Maintained wiki for testing and debugging.

Worked on RF/Wireless program and measurements including noise measurement, I-Q factors, Periodogram, eye diagram, BER, VSWR, VNA, and SA using ADS.

Designed, built, and tested active filters and Oscillators using multiple topologies in P-Spice.

Additional expertise and skills include:

C++, C, MATLAB, PSpice, JavaScript, Unix/Linux, LabVIEW.

HDMI, DDR and CXL validation using Linux.

Oscilloscope and Circuit measure and analysis

PID Controller design, testing, tuning for CPU Cores, Graphics, and Power Efficiency and management.

DC/DC power converters design and validation

Hardware IC validation and tuning using Oscilloscope and Software.

UPS and Solar DC Power and Batteries validation.

Certifications:

Fundamentals of Engineering (FE/EIT Certified), State of Florida BPE October 2011

Certified JavaScript developer.

Certified Linux, Python, HTML, XHTML, CSS, and XML Web Developer.

Microwave and Antenna Engineering Certification (In Progress).

SQL and JSON certifications (In Progress)

Java and Cryptography Certifications (In progress)

A+ Computer Repair and Upgrade Certification training by THA, Tampa, FL

Professional Experience:

APPLIED MATERIALS, Gloucester, MA 07/2021 to 04/2024

Test Engineer/Validation Engineer

Server Computer Errors Troubleshooting and Debug in for Manufacturing environment.

Server Architecture assembly and testing for customers like Microsoft (MSF) and Meta/Facebook (FBK).

Testing of Server blades CPUs, DRAMs, SPI, UARTs, Motherboards, DIMMs, Power supplies, etc.

Testing of HC and MC and High Power (HP) components for Semiconductor equipment assembly and operation.

Robotic Arm Assembly, training and testing for Semiconductor Cassettes operations.

Validated Server DDR, HDMI, DRAM and CXL modules for physical and logical drives mapping using Linux.

Validated and tested DC-DC PDU modules in Servers for Meta Platforms.

MICRON Technology, Inc., Test Validation Engineer Longmont, CO 12/2019 to 06/2021

Firmware installation and Update on M.2 and 2.5 SSD memory drives in SATA environment uAsing Python and C++.

Used Python scripting methodologies for memory SAS and SSD testbenches validation.

PCB Boards testing for failures and System integration.

High Current, High-Voltage, High Power (HV/HP/HC) Components Assembly and Testing for Semiconductors.

Memory SSD, DDR firmware updates and testing using Python and C language.

Windows and Linux firmware Bring up and validation using C and Manu-data.

Experience with Remote server and networking using Linux and UNIX in Windows PowerShell drivers.

Drives recovery, cleaning, and testing for validation readiness using Python.

Designed DC-DC switching Power Supplies (Buck, Boost, Buck-Boost, Cuk, Sepic, Differential Buck).

Enterprise Server racks installation, starting, error testing and server shutting down.

Validated Manu data on SSD, SAS, DDR and eMMC drives.

INTEL Corporation Hillsboro, OR 10/2016 to 10/2018

Validation Design Engineer

Drove Intel Ice Lake Pre - Silicon Virtual Platform (VP) validation in Linux Server Farm environment.

Used UNIX and Linux to validate VP ingredients in command line interface and tool and widgets.

Validated and verified pre-silicon environments (Verification, Virtual Bring-Up) in Windows using Simics and Linux.

Virtual Windows 10 development and Testing.

Used Linux and Simics development tools to integrate ingredients from different input variables such as the OS versions, UEFI Firmware, Power Management, Security, etc, into Virtual Windows 10.

Tested all Booting devices such as SATA, USB, SSD, DDR, eMMC, etc. in Windows 10 OS.

Debugged issues from Booting devices testing and booting using Jenkins environment in HSD.

Provided release of Virtual Windows Recipes to teams across Worldwide locations.

Analysis and validation of circuits designs for SSD, JTAG, LPDRAM, DRAM, USB, I2C and SPI modules.

Validated USB, DDR, eMMC, SATA, DRAM and LPDRAM booting Recipes to Windows with SIMICS, UNIX, and LINUX.

Created Releases on VP to more than 400 customers and prepared bug reports and Debugging steps in HSD.

INTEL Corporation, Hillsboro, OR 10/2012 to 05/2015

Component Design Engineer

Impedance, Voltage, Current and Gain stability testing and tuning for VCO, PLL using Oscilloscopes, DMs and DAQ.

Led post-silicon microprocessor electrical validation for HSW, BDW and CNL class microprocessors using Python.

Used Oscilloscope and Circuit measure and analysis for CPU Power management and Efficiency testing.

Booting and Bring-Up on Windows OS platforms and PCB circuits verification for testpoints.

Debugging of Cores, GT SW and HWE Interfaces in FIVR tool using ITP and Lauterbach.

Interface Development of automated laboratory measurements and testing of CPU VR power module and efficiency optimization using DC Power Supplies and DC Electronics Loads in XML, Excel and JMP environment.

Validation of Circuits boards and CPU Power Efficiency and Management using Oscilloscopes, multimeters, and Digital Electronic Loads, etc.

Validated the Integrated Voltage Regulator PID Controller in CPU domains (Core, Graphics, etc.).

Drove Buck converter and voltage regulators power efficiency testing using Python and JMP instrument commands.

Tested Impedance Phase Margin optimization, Circuit boards, DAC linearity testing using Python/Excel/JMP.

USF, Tampa, FL 01/2010 - 05/2012

Electrical Engineer and Lab Instructor

Designed reverse pendulum and automobile proportional integral derivative (PID) cruise controller using digital and linear concepts in MATLAB environment.

Did Independent studies on Complex Systems Engineering, User Stories, Use Cases and SCRUM.

Supervised students in Electronics lab II projects such as square and triangular signal generators, 555 timers, and synchronous and asynchronous multivibrators, and worked on LabVIEW projects.

As group project, built heart rate monitor: full design, build, and test phases.

Worked on RF/Wireless RX/TX Antennas transmission and measurements including noise measurement, Electromagnetic Shielding, Period gram, eye diagram, BER, VSWR, VNA, and SA using ADS software and MATLAB.

Designed, built, and tested DC-DC Buck, Boost, Buck-Boost Converters with power supplies, oscilloscope and PSpice.

Designed, built, and tested active filters and Oscillators using multiple topologies in P-Spice.

EDUCATION:

MS, Electrical Engineering (GPA: 3.48/4.0), University of South Florida, Tampa, FL - 12/2011

BS, Electrical Engineering, University of South Florida, Tampa, FL - 12/2006

HONORS

National Science Foundation (NSF) STEM



Contact this candidate