Post Job Free

Resume

Sign in

Consumer Products Embedded Software

Location:
Los Gatos, CA
Posted:
January 19, 2024

Contact this candidate

Resume:

IRA CHAYUT

***** ***** ***** **; Los Gatos CA ***32

408-***-**** ad2w9b@r.postjobfree.com

OBJECTIVE

Senior engineering management position leveraging my strong background in embedded and consumer product development, rapidly developing innovative solutions, and team building. SKILLS and EXPERIENCE

Built new hardware and software technical development teams at most positions. Negotiated and coordinated with customers and software/hardware vendors, addressing technical issues, pricing, and scheduling.

Co-founder of a consumer products company. Defined product's features and wrote software, including DSP algorithms and user interfaces. Designed custom integrated circuit to increase performance and lower cost. Balanced hardware/software trade-offs. Co-founder of network file server startup, the concepts of which were used to start Network Appliance Corp. Created initial product idea and kept architecture focus on simplicity of installation, use, and maintenance. Presented to potential funding sources. Co-founder HTTP compressing proxy startup. Responsible for architecture and implementation. Recruited team of experts and senior developers. Developed full product, including custom hardware and software within one year.

Developed ASIC verification flows, tools, and methodologies at startups and large organizations, including: high-end graphics chips, a SPARC CPU, two PC chipsets, an advanced multi-CPU DSP, and a communications routing chip.

EMPLOYMENT HISTORY

2008 – now VP, Engineering Adaptive Sound Campbell CA Co-founder of a consumer products company. Defined and implemented line of sound masking machines employing our patented adaptive technology. Wrote all C and assembly for ARM Cortex-M3 and Cortex-M0 processor. Created IP protection scheme where each PC board personalized at last stage of manufacturing, while still protecting IP from cloning. Set up and managed Customer Support, Inventory Management, and Order Fulfillment processes. Developed RISC-V-based custom audio processing ASIC architecture. 2002 – 2008 Verification Architect Nvidia Santa Clara CA Led 17 software engineers developing C model and Verilog RTL verification infrastructure of 50+ million gate graphics integrated circuits. Supported teams at multiple sites in U.S. and India.

Developed patented design rule checker for motherboards used by Nvidia staff and customers. Supported application engineers in U.S. and Taiwan. 2001 – 2002 Independent Consultant

Developed and implemented integrated circuit verification methodology for a communications router and protocol converter integrated circuit. Supervised two engineers and coordinated efforts of engineers in India.

Maintained Verilog RTL autoconnect tool licensed by Apple, IBM, Intel, Broadcom, ATI, and an international northwestern software company.

2000 – 2001 Vice President of Software dotRocket Campbell CA Co-founded a company developing an HTTP compressing internet appliance. Hired and led seven senior software engineers covering all aspects of software development – including porting BSD network stack to VxWorks, performance enhancement, graphical user interface, multiprocessor communications protocol, compression package, flow control, SNMP client software, and binary distribution/update process.

1998 – 2000 Dir of Logic Design/Verif Cradle Technologies Fremont CA Responsible for logic design and verification of advanced 65-processor embedded controller that reached 15 GFlops performance. Managed 10 engineers and consultants. Designed testbench environment and Verilog PLI’s. Built computing infrastructure. 1992 – 1998 Dir of Engineering Rockwell Semiconductor San Jose CA Responsible for 13 engineers creating 2D/3D and multimedia PC graphics chips. Hands-on manager leading Verilog logic design and design verification. Developed single-chip PC with integrated 2D graphics. Defined and implemented proprietary design verification tools and Verilog verification environment. Defined graphics accelerator architecture. Created proprietary C modeling methodology, design verification methodology, simulation environment, and orthogonal diagnostics.

1990 – 1992 Dir of SW and Systems Tera Microsystems Santa Clara CA 1988 – 1990 Sr. Engineer Acer America Santa Clara CA 1985 – 1988 Software Technical Mgr RDA/LOGICON Tacoma WA 1982 – 1985 Software Engineering Mgr Teltone Corporation Kirkland WA 1980 – 1982 Sr. Software Design Eng ATEX Redmond WA 1976 – 1980

EDUCATION

Member of Technical Staff Bell Telephone Labs Naperville IL 1977 MSEE University of Illinois Urbana IL

1976 BSEE The Cooper Union New York NY

PATENTS AWARDED

US8280067 Integrated ambient audio transformation device US8280068 Ambient audio transformation using transformation audio US8243937 Adaptive ambient audio transformation

US7281232 Method and apparatus for automatically checking circuit layout routing US7180742 Apparatus and method for cooling semiconductor devices US7861067 Adjustable cycle pipeline system and method US6574728 Condition code stack architecture systems and methods



Contact this candidate