Electrical Engineering Web Developer

** * *** ***** ******,

Alhambra, CA, ***** Kai Lin aczovn@r.postjobfree.com

cell: 408-***-****

Objective

Graduate student with passion in technology seeking entry level front end web developer position Skills

Languages: HTML, CSS, JavaScript, ES6, JQuery, ReactJS, Redux, Webpack, SASS, Bootstrap, Java, C/C++, Express.js, Node.js, SQL server, MySQL, RESTful API Environment: Windows, WebStorm, Chrome Devtool, GitHub, Atom, Git Education

Santa Clara University (SCU), Santa Clara, CA Oct, 2015 Master of Science in Computer Engineering GPA:3.78/4.00 Illinois Institute of Technology (IIT), Chicago, IL May, 2013 Master of Science in Electrical Engineering GPA: 3.62/4.00 Nanjing Normal University (NNU), Nanjing, JiangSu, China June, 2010 Bachelor of Science in Electrical Engineering and Automation Experience

Design and Implement personal webpage Jan, 2017 - Present

● Established basic website structure using ReactJS framework and webpack module bundler

● Implemented content switching using ReactJS routing and fetched data through asynchronous call

● Applied responsive styling, ES6 features to website components

● Used Git as version control software and deployed personal website to Heroku Code-Craftsman Bootcamp, Redmond, WA Sep, 2016 - Jan, 2017

● Learned basic and advanced features of Microsoft SQL Server 2016

● Proficiently performed CRUD operation to example database AdvantureWorks 2014

● Completed Algorithm course covering variety of data structures and popular algorithms using Java

● Earned Certificate of completion as a distinguished student Advanced Data Security, LLC. San Jose, CA Oct, 2014 – Oct, 2015 Position: Intern Software Security Analyst

● Researched and Studied FIPS PUB 140-2 security requirements and FIPS 140 IG and DTR

● Mapped existing FIPS 140-2 validated cryptographic module features to security requirement, checked and calculated their correspondences for practice purpose

● Successfully validated commercial mobile device using OpenSSL library with FIPS 140-2 requirements Seagate Technology, Fremont, CA June – Sep, 2014

Position: Intern Reliability Test Designer

● Assisted in designing and implemented Surface Charge Control test with National Instrument programmable voltage source

● Implemented PtC, 72-hour flyability test on Vena tester via Python Scripting, with outliner removal and crash detection feature.

Personal Website/ Awards/ Activities

● ReactJS webpage: http://kai-lin-pokemon-api.herokuapp.com/, https://pack1199.us/

● Tutor of electrical engineering field at Illinois Institute of Technology October, 2011 – May, 2013

● Awarded first prize in Jiangsu Province CPLD/FPGA Circuit Design Contest in 2009

Contact this candidate