Ravindra Jonnalagadda

*** *********** **, *** ****, CA, 95123

Email: acx44m@r.postjobfree.com Contact Number: 480-***-****

OBJECTIVE: Seeking a full time position in the field of Analog Mixed signal VLSI circuits Design and Verification.

SUMMARY:

Skills : Proficient in Mixed Signal Chip Level Sims, AMS Design/Verification, Custom

IC Layout, Parasitic Extraction, Placement and Routing, Behavioral modelling.

Tools : Cadence- Virtuoso Schematic Editor, Spectre, AMS, ADE L, Layout Editor.

Hardware Languages : Verilog ? A, AMS, DMS, VHDL.

Software Programming : Python, C, MATLAB.

INDUSTRIAL EXPERIENCE ? 1.5 YEARS

Analog Mixed Signal Design & Verification Engineer, Synaptics Inc, San Jose. August 2016 - Present

? Worked on 2 tape-outs of Touch Sensor for Smart Phones and Tablets.

? Design of Analog/mixed signal blocks for touch sensor circuits.

? Design of IO pins and ESD.

? Layout of mixed signal blocks, Parasitic Extraction, RC Timing check, Routing, Guard rings, Floor Planning.

? Analog-Mixed signal verification at chip level.

? Results/Data Analysis for reporting customers? problems.

IC Design Intern - Full Time, Broadcom Limited, Santa Clara. August 2015 ? May 2016

? Worked on 2 tape-outs of Wireless battery charging circuit for smart phones and Power Management IC for a smart watch.

? Write, debug, and run testbenches using Verilog-A/Verilog-AMS/SystemVerilog to verify both models and transistor-level circuits at all operating modes using the AMS-Designer environment.

? Design functional models for Buck, Boost, LDO, Load Switch, RCO, Rectifiers, Analog comparators, PLL, ADCs in Verilog-A/AMS/DMS.

? Integration of full chip and Top Level simulations for ICs with the Power Management and Wireless Battery Charging circuits.

? Create, debug, and run testbenches to execute transistor-level performance verification over design corners using the Spectre/AMS circuit simulator.

ACADEMIC EXPERIENCE - MASTER?S THESIS ? 2 YEARS August 2014 ? May 2016

3 Full Cycle Silicon Tape-outs - Design, Verification, Fabrication and Validation

1. A Fully Integrated Wideband Amplifier with continuous time DC Offset compensation using an Integrator Servo Loop based on Quasi Floating Gates.

2. Design of novel Gain boosting schemes for CMOS Op-amps by gm enhancement using Flipped Voltage Followers at input stages of Op-amps.

3. Low voltage Super Class AB CMOS OTA cells with very high Slew Rate and Power Efficiency using Local Common Mode Feedback and Dynamic output current scaling.

Graduate Teaching Assistant, New Mexico State University, NM Aug 2014 ? May 2015

? Designing of the Lab Manual for Electronics ? II and Electronics - I

? Grading and teaching topics related to Design of filters and op-amps.

? Hands on experience with all the lab equipment.

Tutor for Math, Physics & Chemistry, New Mexico State University Jan 2014 ? Aug 2014

? Tutored Math, Physics for undergrad students in TRiO services, Federal Govt. Program.

Research Assistant - KL University, India Aug 2012 ? Apr 2013

? Worked as project research assistant in various intra-departmental projects and published 4 papers in International Journals.

? http://warse.org/pdfs/2013/ijma02232013.pdf

? http://www.elixirpublishers.com/articles/1357719702_54%20(2013)%201****-*****.pdf

? http://www.ripublication.com/Volume/ijaerv8n4.htm pp. 461-467

? http://www.enggjournals.com/ijet/abstract.html?file=13-05-02-042

EDUCATION:

Master of Science in Electrical Engineering (Specialization: VLSI) GPA: 3.8

New Mexico State University, Las Cruces, NM May 2016

Course Work: Analog VLSI Design, ASIC, Digital VLSI Design, Electronics, Integrated Power Management circuits, Random Signal Analysis, Computer Performance Analysis, A/D and D/A converters Design, VHDL, Linear Control Systems.

Bachelor of Engineering in Electronics and Communications GPA: 3.8

KL University, India May 2013

ACADEMIC PROJECTS:

? Design of Gain and Gain-Bandwidth Product Enhancement - Design of high Gain and Gain Bandwidth product with flipped voltage follower at the input stages of Op-amps in Cadence 0.18um Technology, VDD=0.9, VSS=-0.9, (W/L)n =(10/0.4)uM (W/L)p =(40/0.4)uM and Ibias=30uA.

? Design of DC-DC Boost Converter ? Designed a Boost converter, with Input range 2.8-4.2V, Output Voltage = 5V, Current = 100mA, Efficiency= 92%, operating at a frequency of 5MHz.

? Design of Vending Machine ? Developed a VHDL code for the design of Vending machine which includes the selection of items and transaction information with LCD interfacing.

? Fully Differential version of multiply by two precision Gain Offset cancellation circuit ? In Cadence 0.18um technology, designed an offset cancellation circuit which multiplies the gain by two and cancels the offset and Gain errors.

? Design of the Digital Phased Locked Loop ? The design of all the components ? Frequency Divider, Phase Detector, Charge Pump, Loop Filter to multiply by five frequency. The input frequency is 180MHz and output generated Frequency is 900MHz.

? Automated Technology in Domicile Hostage Interface - The combined software and electronic project in which an AC Waiting hall is interfaced to a data base of the passengers and provides the access only for the permitted reserved passengers into it. The project uses the Go-Green ideology by saving the energy.

? Smart Solar cell and its applications - The electronic project which conserves the solar energy and used to provide energy in the lack of sunlight. It can be widely used in automatic Traffic light systems. The natural heat energy source is converted in to light energy and it?s an Eco-friendly project.

? Wireless DC Motor speed control using IR rays - The speed controlling of the motor can be made in wireless terms using Infra-Red rays with wavelength 1um to 1 mm. The video surveillance systems can use such motors, the handicapped finds a great usage of this for their movement.

REFERENCES:

Dr. Jaime Ramirez-Angulo, Email: acx44m@r.postjobfree.com Phone: 575-***-****

Normando Montecillo, Email: acx44m@r.postjobfree.com Phone: 408-***-****

Rafael Betancourt, Email: acx44m@r.postjobfree.com Phone: 408-***-****

Contact this candidate