Post Job Free

Resume

Sign in

Design Computer Science

Location:
Rockville, MD
Salary:
70000
Posted:
September 23, 2016

Contact this candidate

Resume:

SANIKA SUHAS MHAISKAR

acwq0y@r.postjobfree.com https://www.linkedin.com/in/sanika-mhaiskar-58996382 (202) 468 – 3141

EDUCATION

George Washington University, Washington, DC (GPA-3.8/4) May 2016

Master of Science in Electrical and Electronics Engineering with concentration VLSI and MEMS

Veermata Jijabai Technological Institute(V.J.T.I.), Mumbai, India (GPA-8.4/10) Jun 2014

Bachelor of Technology in Electronics and Telecommunication

MIT: Introduction to Computer Science and Programming using Python Aug 2015

TECHNICAL SKILLS & RELEVANT COURSEWORK

Programming Skills: Verilog, System Verilog, MATLAB, Python, Assembly Language, C, C++, Perl, Tcl/Tk

Design Tools: Cadence Virtuoso, Encounter, Synopsys Design Compiler, Tetramax, Quartus II, Xilinx Vivado, Conformal

ASIC Design flow: RTL Design/coding, Low Power Design, Synthesis, Verification, ATPG, DFT, STA, DRC, LVS

Operating Systems: Windows, Linux

Coursework: High Level VLSI Design Methodology, VLSI Design and Simulation, Design of VLSI circuits, ASIC/Design/Testing VLSI, Microcomputer System Architecture, Embedded Systems, Introduction to HPC, Device Electronics, Introduction to MEMS, Unix System Administration, Principles of VLSI, Digital Logic Design, Integrated Circuits and Applications, Computer Organization, Digital Image Processing(DSP)

WORK EXPERIENCE

VeriFast Technologies, Milpitas, CA July 2016- Present

ASIC Verification Trainee, (Verilog, System Verilog)

Learned ASIC Design and Verification techniques using Verilog, System Verilog and UVM

Scalable Systems Research Labs, Pacifica, CA Oct 2015-Dec 2015

ASIC Design and Verification Intern, (Verilog, Xilinx Vivado)

Designed Partial Product Generator using Booth Bit Encoding method for Floating Point Multiplier Unit using Verilog

Altigreen Propulsion Labs, Bangalore, India May 2015-Aug 2015

Connected Fleet Program Intern, (Python, Embedded C, Hybrid Cars, GPS)

Developed a client-server model in Python to periodically upload all crucial parameters of hybrid cars to the server

Successfully built and compiled a Microcontroller based system (STM32F407V) for client side using Embedded C

Office of Technology Transfer GWU (OTT), Washington, DC Oct 2014 – May 2015

Technology Transfer Intern, (Patent Literature, VLSI)

Assessed contents of research papers submitted to OTT with prior research and existing copyrights

Explored new areas of research including VLSI applications such as Nano-biosensor, Nano-antennas, Nano-photonics

ACADEMIC PROJECTS

Low Power Dual Core Processor (MIPS, Verilog, Synopsys Design Compiler, Timing Analysis, Conformal)

Designed a power efficient dual core MIPS processor with shared memory and system bus

Designed a Power Control Module to switch the CPU between different power modes

Verified Low Power Design with Cadence Conformal

Performance optimization of SimpleScalar using Cache Prefetching (C, Computer Architecture, Cache Policies)

Designed a Prefetch-On-Miss scheme at Level 2 data cache

Facilitated reduction in L2 miss rate by 40-50% and increase in IPC by 4-5%

Tiny MIPS Processor (RTL to GDSII, Verilog, Synopsys Design Compiler, Timing Analysis, Tetramax, Encounter, Cadence Virtuoso)

Designed an 8-bit processor to execute R-type, J-type and I-type of instructions

Optimized the design to have transistor count of 11387 in ~832x832µm2 area with max clock frequency of 111.11MHz

Designed the processor in compliance with ASIC Design flow methodology [Verilog -> Synthesis->STA-> Place & Route]

Interactive Music Control System (Verilog, Altera FPGA DE2-115 tpad, Quartus II, DSP)

Designed a motion controlled FPGA and Camera based music system with Verilog programming

Implemented hand gesture recognition functionality to play/pause, volume up/down of the music from audio player

Array Multiplier (Cadence Virtuoso 6.1.5, Physical Design Flow)

Designed an 8 x 8 bit array multiplier with serial inputs using AMI 0.6 micron technology

Optimized the design to fit 4000 transistors in 900*900um2 area at 2GHz operating frequency

Melody Player using Tiva C Microcontroller (Embedded C, Code Composer Studio, ARM Cortex M4)

Developed a music player application with select and play buttons using TI’s Code Composer Studio

Silicon On Insulator MOSFET (Silvaco Atlas, Device Electronics, PDSOI MOSFET)

Constructed a Partially Depleted SOI MOSFET to compare its characteristics with conventional MOSFET

Fitness Tracker (Arduino, Embedded C, GSM)

Designed a health monitoring device for re al-time logging of vital health parameters like pulse rate, temperature etc.

Worked on Arduino and SIM 900 GSM/GPRS module for real time alerts



Contact this candidate