Bryan Ranger

FPGA/DIGITAL/ANALOG AND FIRMWARE ENGINEER

Email:actfbf@r.postjobfree.com/actfbf@r.postjobfree.com

Phone:626-***-**** Cell/VM:626-***-**** Altadena,CA

SKILLS: FPGA/CPLD's Tools: VHDL, Verilog, ABEL, Cadence/Orcad, Mentor Graphics, Xilinx ISE

CAD: Mentor Graphics ModelSim, PADS/DxDesigner (Viewlogic); SPICE (worst case temp/tolerance Monte Carlo Analysis); AUTOCAD Lite

Circuit Design: FPGA/CPLD’s. Microcontrollers, DRAM, Simulation, Schematic capture, Instrumentation Amplifiers, Low Level Sensor Analog, SMD design, Supervised PCB layout, Discrete Analog, Interfacing analog/digital (Ethernet, RS232, RS422, GPIB, PCI, IIC, IIS, USB, ARINC 429/ 561,1553, 20ma current loop )

Military Electronics Companies: Rockwell, McDonnell Douglas, Litton, T.I., L3, Northrup

Product Lifecycle: Proposal, Bidding, Specs, R&D, First Article, Production Support, Production Test Equipment (Design/Maintenance)/Documentation, Customer Support, New Product Evolution, Product Engineering, Component Selection, Subcontractor Interfacing

Instruments: Emulators, Logic Analyzers, Scopes, Universal Programmers, Power Meters, Spectrum Analyzers, Data Acquisition PC Card, Custom PC applications

SW Languages: C, PLM, BASIC, FORTRAN, ATLAS, Assembler (8086, 8051, Z180, PIC16CXX & 17C42, Z8000, 8048, COP800)

Sensors: RTD, Piezo Electric, Bi Metal's, Humidity, Transistor/Temp, Pressure, Vacuum, Tachometer, HVAC Cu wire Temp Probe

EDUCATION:

Bachelor’s Degree in Electrical Engineering from California Polytechnic University at Pomona engineering in 1979

EXPERIENCE:

Solar Startup Nov 2007 – Present R&D on passive water heaters, Solar/Freon electric generators, Xilinx Microblaze soft IP processor, Xilinx Spartan3A reference design board, uCLinux RTOS, Actel radhard FPGA/ARM soft IP processor, TCP/IP, and WIFI Enet for the future industrial PLC family. Simulated Virtex 5 DSP core on Xilinx ISIS ISIM and the other newer features of ISIS. Passed online aircraft pilot ground school and currently studying instrument ground school to enhance my avionics consulting and future pilot license.

Rockwell Collins July - Oct 2007 Upgraded helicopter ground detection landing system control board consisting of a Xilinx Virtex FPGA, DSP, USB, UART RS422, ARINC 429 UART, compact flash, flash, SRAM, and Xilinx System ACE compact flash interface. I suggested the Virtex 5 over the 4 for PCB layout simplicity and ease upgrading to the LTX version (PCIX) and added 8 ADC (1gsps), 4 DAC (250mhz), 1ghz clock distribution, analog/digital discretes, and power supply. Modified existing schematic with Mentor Graphics DxDesigner using my Virtex 5 schematic model from the PLC daughter board board schematic.

Solar Startup Jan 2002 – June 2007 R&D on reflective roof coatings, evaporative cooler, and central air conditioning. Designed PLC controller daughter board based on Xilinx Virtex 5 from the Xilinix Evaluation ml401 (Virtex 4) board . Modified the PAD's DxDesigner ml401 design flow to a Virtex 5 and removed power/slower devices. Compiled Verilog PCI Bridge to Wishbone bus for the FPGA design. Programmed BASH script to convert Virtex 5 FPGA pinlist to Mentor Graphic symbol.

L3/Northrup - 4 months Redesigned an avionics VME motherboard for Saab using Mentor Graphics netlist. Converted netlist over to Orcad Express. Developed FPGA module spec for a Virtex2 electronica warfare range generator.

Veridian July - Oct 2000 Supported design and test after engineering layoff for a VME based data logger with Altera FPGA's and CPLD's.

Actel Design Services Mar - June 2000 Designed 24 channel fast ethernet board using MMC Gigbit network switch. Generated spec for 2 channel gigabit board using same MMC part.

Hamilton Standard Nov 1999 - Feb 2000 Redesigned IO board with 1553 processor, six RS422 channels, and a Xilinx 9500 CPLD. The CPLD had a watch-dog timer, decode logic, clocks, and clock monitor coded in VHDL. Performed 3rd generation design with Xilinx FPGA, PCI core, and the above features.

Orbital May - Oct 1999 Upgraded an Actel CPLD for a radhard 8085 satellite controller using Orcad. For backward compatibility the design was schematic but the testbench was in VHDL.

Litton Feb - April 1999 Upgraded three Xilinx FPGA’s in VHDL and schematics on the dwell controller card of an EW system.

Orbital Feb 1997 - Feb 1998 Designed a Xilinx FPGA in VHDL to interface SRAM, timer, interrupt controller, and Z8000 bus emulator modules to a PPC PCI bus.

Sea Change July - Jan 1997 Designed modules in Altera FPGA's using MaxPlus2/AHDL for an MPEG encoder and decoder board sets. Additional tasks included testing prototypes and pilot production.

Hughes April -June 1997 Designed VME memory card in a test system to simulate avionics missile CPU/Memory system using Cadence Leapfrog and Mentor Graphics Design Architect.

Harris Dec 1996 - Mar 1997 Upgraded a Xilinx FPGA with a pattern searching algorithm and VME interface to a time division-multiplexing card.

Rockwell Feb - Nov 1996 Designed an ARINC 561 input/output board (using Altera CPLD’s) and directing firmware development using an 8051 based ASIC with dual port ram and MIL-STD-1553 bus controls.

Vega Sep -Nov 1995 Designed a wireless trunking console used in communications between commercial vehicles. The Microchip proposed based PIC16C74 console used a real-time kernel in assembly and the application software in C. The glue hardware consisted of a Xilinx's CPLD, DTMF transceiver, microcontroller level setting buffers using the PWMs, software real-time clock, LCD display, and a keyboard.

Microswitch Dec 1994 - Aug 1995 Project Engineer responsible for conceptual and analog design; software coordination; SMD PCB coordination; and scheduling of the dual humidity and temperature transmitter using the Microchip 16C71. The 16C71 was used to read the RTD and humidity sensors through the instrumentation amplifiers designed with inexpensive op amps. The temperature and humidity readings are then used as an index into a lookup table. The 16C71 outputted two PWM’s for the humidity sensor and linearized RTD to drive the 4 to 20ma current loop.

MacKenzie Sep 1993 – Nov 1995 Designed a memory board for a CD quality stereo format and cassette tape MOH digital repeater with a phone interface.

Designed a multiple channel digital repeater/controller, which consisted of a network controller, custom 4-wire serial bus, 16 memory bus units, and 4 audio bus units. The repeater's messages were transmitted from memory units over the serial bus at 4M baud to one of the 4 audio units. All bus devices were based on the 17C42 controller except for the Z180 bus controller. The program for the bus units consisted of custom bus protocol and the application software, which were written in assembly. The rest of the memory and audio bus units software consisted of managing the ADPCM data requests and controlling the ADPCM signal processor respectively. The Z180 program, in C, issued commands to play message X from memory bus unit Y to audio bus unit Z. CMK’s real-time kernel was used for the Z180 tasks.

HiShear Nov 1991 – Aug1993 Designed an Actel CPLD in a Safe and Arm Fuze (SAF); integrated HV power supply; and coordinated housing design, safety studies, and product reviews.

Designed firmware for a microcontroller based SAF and integrated the HV power supply.

Designed a test board used to validate the fiber optics in the Harden Mobil Launcher; a Laser based ordinance system. The test board was designed first with an 80C51 then was redesigned because of hardening using PAL's to control the laser distributor.

Kennedy July 1990 – Oct 1991 Upgraded 8051 task table driven firmware on a tape drive head tester.

MacDonnell Douglas July 1987 – June 1990 Trained technicians and integrated test systems for the Apache Mast Mounted Signt. Each system consisted of 4 equipment racks installed into a shelter.

Megatape Jan 1985 – June 1987 Designed ECC segment firmware (Z8000 assembly) for the formatter of a streaming backup tape drive.

TRW Jan 1981 – Dec 1984 Moved Japanese production line to TRW, designed production equipment, and performed 1st article testing for diesel water sensor.

Designed microcontroller based test equipment for corning lamp relay, vacuum sensor, welding station for vacuum switch

Designed microcontroller fuel heater test station.

Litton Jan 1980 – Dec 1980 Designed PLM OS utilities on a RMX real-time kernel from Intel and power supply API for a Navigation test station.

Texas Instruments Aug 1978 – Dec 1979 Designed software and integrated microwave test rack in ATLAS

Designed software and hardware maintenance of ADATS test station.

Contact this candidate