Post Job Free
Sign in

Project Engineering

Location:
TN, India
Posted:
October 21, 2015

Contact this candidate

Resume:

Profile

Objective Seeking opportunities in a challenging environment that utilizes team work

effort through training and to ensure my

organization I work with.

Year of study Course

**** ** **** *.E VLSI Design

“Dr. Sivanthi Aditanar College of Engineering” Anna University 7.66 (CGPA)

2008 to 2012 B.E. Electronics & Communication Engineering

“Dr. Sivanthi Aditanar College of Engineering” Anna University 7.77 (CGPA)

2007 to 2008

Higher Secondary Certificate

S.S.V Higher Secondary School, Mathapattinam

PERCENTAGE, 91

2005 to 2006 Secondary School Leaving Certificate

Government Higher Secondary School, Alangulam

PERCENTAGE, 91.4

COMPUTER SKILLS j

Microsoft Office(Word, Excel, Power point)

Languages: Basics of C and C++,Embedded C,VHDL & Verilog HDL Operating System: Windows and Mac OS, Basics of Linux OS ELECTRONICS DESIGN

SKILLS

Program Simulators: Xilinx ISE, Model Sim, MATLAB

Electronic Design Automation: Cadence, Tanner, Microwind Maria Agnes.K

Flat S1, Sitaramnagar, 2nd Street

Swarna Karthivel Kudil Apartment

Velachery, Chennai-42

Contact

Tel : +91-897*******

E-mail:acr5u5@r.postjobfree.com

KEY SKILLS

On-chip(Microprocessor) programming: Proteus, MP lab, Keil

Certified Coure: CCNA

Linear Integrated Circuits

VLSI technology

Digital Electronics

My M.E and B.E projects focus on recent issues in Electronics and Electronics applications Implementation of MX-CQCCA Logic in Testable Reversible Sequential (Academic project)

My project is based on nanotechnology concept that is reversible conservative logic. This will helping in testing side of VLSI Design and increase the testability of the sequential circuits. The objective of my project is finding any stuck-at-fault using only two test vector. This QCA method has more advantages compare to Normal CMOS technology. Design of Auto-Guard System Based on RFID and GSM Network (Final year project in UG)

It is based on RFID and GSM. The main purpose my project is reducing the theft rate and gives a high security production to our car in parking area. Using this concept we can operate our car with keyless entry.

Microcontroller based sound producing system (Mini Project in UG)

It generates the sound during the reverse operation in car and used to avoid any unwanted interference accidents.

Got GATE score (85.45 GATE percentile) in GATE Examination held on 2014.

Got Best Project Award in the academic year 2013-2014.

Presented our project entitled on “Design of Auto-Guard system using RFID and GSM” in National level technical Symposium held at Karpagam University, Coimbatore.

Presented a paper entitled on “Implementation MX-CQCA logic in testable reversible sequential circuits” in National level Conference held at Thanthai Periyar institute of technology, Vellore. NATIONAL & INTERNATIONAL LEVEL CONFERENCE

ACADEMIC ACHIEVEMENT

Presented a paper entitled on “Analysis and Design of Two Vector Testable Reversible Sequential circuits” in National level Conference held at Dr.Sivanthi Aditanar College of Engineering.

Presented a paper entitled on “Testing of Double Edge Triggered Flip Flops Using Multiplexer Conservative QCA Logic Gates in VHDL” in International Conference held at Sethu Institute of Technology, Virudhunagar.

.

Published a paper entitled on “Design and testing of Nanotechnology based sequential circuits using MX-CQCA logic in VHDL” in International Journal of Electrical, Computer, Electronics and Communication Engineering (International Science Index).

Published a paper entitled on “Design of Multiplexer Conservative QCA Logic based latches and DET Flip Flops Using VHDL” in International Journal of Electronics, Electrical and Computational System

(IJEECS).

ACTIVITIES

Undergone in-plant training at HELLO FM & BSNL, Tirunelveli.

Attended the training program on “Embedded System” conducted by “Hyphotech Solution” on August 11th -15th, 2011 organized by department of ECE, Dr. Sivanthi Aditanar College of Engg.

Attended the training program on “Exploring Matlab” organized by the Department of ECE, Dr.Sivanthi Aditanar College of Engg and Raghuram Associates.

Attended National seminar on “Solid state device modeling and Simulation” held on 3rd & 4th October 2012 organized by department of ECE, Dr. Sivanthi Aditanar College of Engg.

Attended the workshop on “Image Processing using Matlab” organized by the Department of ECE, Jayaraj Annapackian CSI college of Engineering on Feb 27, 2013.

Attended the workshop on “Modeling, Simulation and Synthesis of VLSI using Cadence” held on Feb 21th, 2014 organized by department of ECE, K.Ramakrishna college of Engineering.

Attended a two day workshop on “VLSI Design and Implementation Using XILINX” held on March 25th

& 26th, 2014 organized by department of ECE, Dr.Sivanthi Aditanar College of Engineering, Tiruchendur.

RESPONSIBILITIES

Member of IETE (The Institution of Electronics and Telecommunication Engineer) during academic year 2010 to 2011.

Participated in technical quiz, circuit debugging in the academic year 2008-12. JOURNAL PUBLICATIONS

CO-CURRICULAR ACTIVITIES

Handled a three day Seminar & Hands-on training session about Xilinx and Cadence organized by SPACE committee in Dr.Sivanthi Aditanar College of Engineering.

Handled a Hands-on training session during the two days National Workshop on “VLSI Design & Implementation Using XILINX”.

Actively participated in cultural program.

Participated in drawing competition and got prizes at zonal level.

Top Ranking in SSLC and HSC at school level.

Best outstanding performer in school.

Won the prizes in verse writing competition.

Won the prizes & Top ranking in diocese level examination.

Won the prize in District level essay competition.

Self-confident, hard working, optimist and a dynamic team player

Curious to learn and stay abreast of new technology

Like to take responsibilities

Quick spin up to changing environment

Highly motivated to work in a team

Personal Details

Name : K.MARIAAGNES

Father’s Name : A. Kennedy

Mother’s Name: K.Jecintha Sahaya Rani

Date of Birth : 01.06.1991

Sex : Female

Hobbies : Reading Books, Drawing

Marital Status : Single

Nationality : Indian

Languages

Known : Tamil & English

Mobile no : +91-897*******

E-mail Id : acr5u5@r.postjobfree.com, acr5u5@r.postjobfree.com Affirmation

I hereby declare that the information furnished above is true to the best of my knowledge and conscience.

Thanking you,

ACHIEVEMENT

ASSET

Place: Chennai Yours Sincerely

Date: [K.MARIA AGNES]



Contact this candidate