Post Job Free

Resume

Sign in

C,C++,Vhdl,Verilog,System Verilog,Ovm,Uvm,Perl,Sta,Abv,Ip Protocols

Location:
Bengaluru, KA, India
Salary:
Rs.10000
Posted:
July 24, 2015

Contact this candidate

Resume:

RESUME

R.KATHIRESH E-Mail id: acqwh4@r.postjobfree.com

Old No.7 New No.15, Mobile No: 994-***-****

Narayanaswamy Nagar, Phone No: 042********

Vadavalli,

Coimbatore-641041.

CAREER OBJECTIVE

To work in an Innovative and Challenging Environment which would enhance my Skill sets and Knowledge.

EDUCATIONAL QUALIFICATIONS

Qualification

Board/University

Institution

Year of Passing

Percentage/ Grade Point

M.E., (VLSI-DESIGN)

Anna University Chennai

Ranganathan Engineering College, Coimbatore

2013

7.56

B.E.,(E.C.E)

Anna University of

Technology, Coimbatore

Coimbatore Institute of Engineering and Technology, Coimbatore

2011

7.73

XII

State Board

Kikani Matric. Higher Sec. School, Coimbatore

2007

76.5

X

Matric Board

Kikani Matric. Higher Sec.School, Coimbatore

2005

77.45

TECHNICAL SKILLS

PROGRAMMING LANGUAGES: C, C++

HDL :VHDL,VERILOG

HVL : SYSTEM VERILOG,UNIVERSAL VERIFICATION METHADOLOGY

ELECTRONICS CADD

AREA OF INTEREST

DIGITAL SYSTEM DESIGN

DESIGN CODE WITH VHDL/VERILOG

ACADEMIC PROJECTS

B.E., Final Semester Project- CAR SECURING SYSTEM

M.E., Final Year Project-Crosstalk Fault Detection and Fault Rectification in VLSI CIRCUIT

VLSI PROJECTS

Router 1x3 RTL Design & Verification

HDL: Verilog

TB Methodology: UVM

EDA Tools: ISE and Questasim

Description: The router accepts the data packets on a single 8 bit port and routes them to one of the three output channel0, channels1 and channel2.

Responsibilities:

Architected the design

Implemented RTL using Verilog HDL

Verified the RTL model using UVM

Generated functional and code coverage for the RTL verification

SPECIAL ACHIEVEMENTS

Received Diploma in Electronic Design Automation at CADD Center Training Services, Coimbatore during January 2014.

Received Best Outgoing Student Award in the Ranganathan Engineering College, Coimbatore during the year 2012-2013.

Received Certificate of Appreciation award from Ranganathan Engineering College, Coimbatore for Effective Library Utilization during the year 2011- 2012.

Received 75% Scholarship and Overall Grade “A” in 6 Months CourseDiploma in Computer Application(DCA) in CSC Computer Education during the year 2007.

TRAINING UNDERGONE

Undergone In plant training at “Bharat Sanchar Nigam Limited” (BSNL), Coimbatore in 2009.

Participated in the One day Hands on Training Programme on “Design Trends in Deep Sub Micron CMOS VLSI by Using MICROWIND” at Ranganathan Engineering College in 2011.

SPECIAL EVENTS/PROJECT CONTEST ATTENDED

Participated in ISTE STUDENTS CHAPTER at CIET, Coimbatore in 2009.

Participated in Marketing Event in Shockley’09 at Park Engineering College, Coimbatore in 2009.

SYMPOSIUM ATTENDED

Participated in National Level Technical Symposium at VLB Janakiammal Engineering College, Coimbatore in 2008.

Participated in National Level Technical Symposium at Karpagam Engineering College, Coimbatore in 2010.

WORKSHOPS ATTENDED

Participated in the Hands on Workshop on “Programming 8051 using Kiel C51” Conducted by Hands on Technologies at Coimbatore Institute of Engineering and Technology, Coimbatore in 2010.

Participated in the National Level Workshop on “Research Strategies in VLSI Design” in Association with VTL and core-el Technologies, Bangalore at SVS College of Engineering, Coimbatore in 2011.

Attended a one day National Workshop on “Embedded Systems Demystified” at KGISL Institute of Technology, Coimbatore in 2012.

Attended a one day National Workshop on “Analog VLSI Design” at Coimbatore Institute of Engineering and Technology, Coimbatore in 2013.

PAPERS PRESENTEDIN CONFERENCES

NATIONAL LEVEL

6

INTERNATIONAL LEVEL

4

PAPERS PUBLISHED IN INTERNATIONAL JOURNALS

Published in CIIT International Journal of Software Engineering and Technology in 2012

Published in International Journal of VLSI and Signal Processing Applications(IJVSPA) in 2012

Published in International Journal of Modern Engineering Research (IJMER) in 2012

PERSONAL DETAILS

Name

:

R.Kathiresh

Age & Date of birth

:

25 years, 21-09-1989

Gender

:

Male

Marital status

:

Single

Nationality

:

Indian

Mother tongue

:

Telugu

Languages known

:

English,Tamil, Telugu

DECLARATION

I hereby declare that the above written particulars are true to the best of my knowledge and belief.

Place:

Date: Signature



Contact this candidate