Post Job Free

Resume

Sign in

Assistant Microsoft Office

Location:
Gurgaon, HR, India
Posted:
August 06, 2015

Contact this candidate

Resume:

RESUME

Hariom Yadav

H. No. **, *st cross road, Bommanahalli,

Bangalore-560068

Mobile: +91-890*******

Email: acq371@r.postjobfree.com

PERSONAL SUMMARY

Seeking for a responsible position as a VLSI engineer, where I could excel my knowledge & build my carrier profile proper and better along with enjoying my dedicative effort towards my work assignments as an active resource for a team.

TECHNICAL SKILLS

EDA TOOLS: Modelsim 10.1, Xilinx ISE design suit, Quartus II, Kiel uvison, ORCADE lay out plus, Cadence tool (NC Launch, RC tool).

OPERATING SYSTEM: Windows XP, 7 and 8.

LANGUAGES & APPLICATIONS: Basics of C, VHDL, Verilog, TCL scripting (Basics for cadence), Microsoft Office Tools.

ACADEMIC DETAILS

NATIONAL INSTITUTE OF ELECTRONICS AND

INFORMATION TECHNOLOGY CALICUT (KERALA)

August 2014 - Feb 2015

PG Diploma in VLSI and Embedded

Hardware design-B Grade

BHABHA INSTITUTE OF SCIENCE & TECHNOLOGY,

KANPUR (UP)

August 2010-Jun2014

Bachelor of Technology in electronics

Communication-70.58%

KRISHNA AVANI INTERCOLLEGE NAWABGANJ,

GONDA (UP)

July 2008-May2010

XII (HSC)-76.2%

BR INTERCOLLEGE HARRAIYA, BASTI (UP)

July2007-May 2008

X (SSC)-59.16%

PROJECTS

PGD

Title: “16-BIT RISC USING MIPS (Microprocessor without Interlocking Pipelining Stage)” Environment: Verilog HDL, Modelsim 10.1, Xilinx ISE, Cadence (encounter). Review: Design and implementation of 16-bit RISC using MIPS (Microprocessor without Interlocking Pipelining Stage) using Verilog HDL and analyzing the simulation and synthesis in Xilinx ISE and Cadence tool and GDSII file generation.

Title: “RTL VERIFICATION OF FIFO AND 1024X8 RAM”

Environment: Verilog HDL, ModelSim 10.1, Test case Scenario. Review: Verification of the given RTL of a FIFO by using some test benches and different test case scenarios thereby automate the program and correct the errors. B.TECH

Title: “Intelligent Parking Assistant System”

Environment: Embedded C, Kiel uvision, 8051 microcontroller. Review: Design and Development of Intelligent Parking Assistant System using Atmel 89C51 Microcontroller, sensor, back camera and LCD Display. The “Intelligent Parking Assistant System” can be useful in all automobile where parking is required. Whenever driver takes the back gear then it automatic works for checking the object. Weather any object behind of car or not. This is using in company as like GOOGLE, TOYOTA etc. ACADEMIC ACHIEVEMENTS

Participated in College Seminar “Ethical Hacking & Information Security” conducted by Kyrion Digital securities.

Active participation in technical & nontechnical programs held at Bhabha Institute of Science and Technology, Kanpur

(UP).

SOFT SKILLS

Ability to Grasp and learn new technology quickly.

Positive attitude and take prompt decision.

Flexibility and adaptability.

PERSONAL INFORMATION

Date of birth: 21Feb 1994.

Father name: Mata Prasad Yadav.

Gender: Male

Languages: English, Hindi & Bhojpuri.

Hobbies: Travelling.

Permanent Address: Amari Bazar, Harraiya, Basti, Uttar Pradesh-272135. DECLARATION

I hereby declare that the above mentioned particulars are true to the best of my knowledge and belief. Place: Bangalore

Date: Hariom Yadav



Contact this candidate