Post Job Free
Sign in

Engineering Manual Testing

Location:
Ambavaram, AP, 523112, India
Posted:
April 16, 2015

Contact this candidate

Resume:

RESUME

V.PHANI KUMAR H.No.**-

*-***/*/***/*,

Cell No: 950-***-****, 960-***-****

III Floor, Ambedkar Nagar,

E-mail: ***********@*****.***, *********@*****.*** Bapughat,

Langar House,

HYDERABAD -500008.

Carrier Objectives:

* Seeking a successful career in a growth oriented organization, which

fully utilizes my zeal and commitment towards my work and gives me a

competitive atmosphere to check my enthusiasm, expertise and result in

my self-development.

Academic Qualifications:

Examination Board\University Year Divisio % of

n Marks

M. TECH (VLSI SD) B S I T (JNTUH), Chevella, 2012-2014 First 72.5

R.R.Dt.

B.TECH (ECE) Hi-Tech College of 2007-2010 First 62.17

Engineering and Technology

(JNTU) Hyderabad.

DECE Col. D. S. Raju 2003-2006 First 65.07

Polytechnic - PODURU, W. G.

Dt. (State Board of

Technical Education and

Training, A. P.)

SSC Board of Secondary 2002-2003 First 74.16

Education, A.P.

Professional Experience:

July -2010--- Nov-2012 Assistant Professor in ECE

KITE College of Professional Engineering Sciences,

Shabad, R.R. Dist.

Responsibilities Teaching and Conducting Labs

Technical Skills:

Software Testing : Manual Testing, QTP 10.0, QC 9.0, Load Runner

9.5

Languages : C, Java (JSE).

RDBMS : Oracle 10g.

Operating Systems : Windows 98, 2000, XP and Server 2003,

Server 2008.

Office Packages : Ms Word, Excel, PowerPoint, Access

Web Technologies : HTML, XML.

Academic Projects:

1. Project Title : A Novel Fault Detection and correction technique

for Memory Applications

Description : The project mainly focuses on the design of an

efficient Majority Logic

Detector/Decoder

(MLDD) for fault detection along with correction of fault

for memory applications, by considerably

reducing fault detection time. The

error detection and correction method is

done by one step majority logic

decoding and is made

effective for Euclidean Geometry Low Density Parity.

Check Codes (EG-LDPC)

Tools used : Xilinx ISE

Programming Language: Verilog HDL

Participation in Seminars & Workshops:

> Technical paper presentation on BLU-RAY-DISC at M.G.I.T., Gandipet,

Hyderabad in Nov'2008.

> Technical Seminar on MICROCONTROLLER BASED ANESTHESIA INJECTOR, Hi-

Tech College of Engineering and Technology, Hyderabad in January 2010.

Personal Details:

. Name : Phani Kumar. V

. Father's Name : Chandra Sekhar Rao. V

. Date of Birth : 9th June,1987

. Known languages : English, Telugu and Hindi

. Interests in : Acquiring Knowledge and Playing Games

DECLARATION:

I hereby declare that all the information stated above is true to the best

of my knowledge.

Place:

Date:

(V.PHANI KUMAR)



Contact this candidate