Post Job Free
Sign in

Project Engineer

Location:
New Delhi, DL, India
Posted:
December 28, 2014

Contact this candidate

Resume:

C URRICULUM-VITAE

G aurav Sethi

Mobile: - +91-996*******

E mail : - *************@*****.***

C areer Objective:

“To become a valuable asset for the organization by t rying my best and contributing in the growth of

t he organization by using and improving my technical & managerial skills.”

P rofessional Qualifications:

B. Tech in ELECTRONICS & COMMUN ICATION ENGINEERING (ECE) from Advanced Institute of

Technology & Management (AITM), Faridabad (Haryana) Affiliated to Maharishi Dayanand

U niversity (MDU) in 2013 with 57%.

Educational Qualifications:

Kamal Model Sr. Sec. School

Class XI I C.B.S.E 2008 68%

(Delhi.)

Kamal Model Sr. Sec. School

Class X C.B.S.E 2006 76%

(Delhi.)

Technical Skills:

Language Skills : Verilog HDL, VHDL, System Verilog.

Software Skills : Xilinx, Modelsim, Questasim.

P roject:

• Project Title : Vending Machine using VHDL.

D uration : 1 months (approx.)

Tools Used : EDA Tool Modelsim.

Team Members :1

Responsibility : Project Code designing.

• Project Title : 16-Bit RISC Processor using Verilog.

D uration : 2 months (approx.)

Tools Used : EDA Tool Modelsim.

Team Members :2

Responsibility : Project Code designing.

• Project Title : A MBA AHB Architecture using Verilog.

D uration : Working on i t.

Tools Used : EDA Tool Modelsim.

Team Members :2

Responsibility : Project Code designing.

T raining:

• Organization : M ultisoft Systems (NOIDA) from 31 Jan, 2013 to 14 July, 2013.

Department : V LSI Technology

D uration : 6 months

• Organization : N ATIONAL THERMAL POWER STATION, TIGAON

(FARIDABAD)

F rom 15 June, 2011 to 24 July, 2011.

Department : E lectronics

D uration : 6 weeks

Experience:

Worked as T echnical Support Engineer i n H C L Technologies (NO I DA) for 7 months.

Seminar/Workshops attended

• Attended a Seminar on Hacking.

• Attended a one week workshop on VLSI Design in College.

• Delivered a seminar on “Vending Machine’’ and “16-Bit RISC PROCESSOR using Verilog ’’

i n 8th semester.

Strengths

• Sincerity & Punctuality

• Positive atti tude

• Hard working nature

• Dedication for commit ted work

Personal Details:

Father’s Name : Mr. Om Prakash Sethi

Mother’s Name : M rs. Vini ta Sethi

Date of Bir th : 17th Dec 1990

Correspondence Address : A-8, Street no.1, Rajapuri, U t tam Nagar, New Delhi-110059.

Declaration:

I hereby declare that all the above mention details are very t rue to my knowledge.

Date:

Place: DELHI (Gaurav Sethi)



Contact this candidate