Post Job Free
Sign in

Engineer Process

Location:
Phoenix, AZ
Posted:
September 23, 2014

Contact this candidate

Resume:

JESSE FEDEROWICZ

Phoenix, AZ *****

480-***-****

*********@*****.***

PROFESSIONAL SUMMARY:

Motivated, technical engineering professional with 14 years experience in

semiconductor and medical device manufacturing and research. Exceptional

interpersonal skills for leading cross-functional teams. Wealth of

experience in process matching for equipment and fab location transfers.

Demonstrated strengths in:

SolidWorks proficient Yield Enhancement

Electrical Characterization Statistical Process Control

Techniques

Materials Characterization Process Integration

Techniques

Design of Experiments LEAN Manufacturing

WORK EXPERIENCE

GE Healthcare Phoenix, AZ

2013-Present

Sr. Process Engineer: Healthcare Global Supply Chain

. Directed product transfer activities for U-Systems transition to GE

Healthcare.

U-Systems Inc. Phoenix, AZ

2008-2013

Sr. Process Engineer: Transducer Division

. Directed yield enhancement projects for all transducer technologies.

. Designed parts, components, assemblies, fixtures, and tooling for

transducer fabrication. Developed schematics and drawings for internal

works instructions, vendor component fabrication, and vendor machine shop

manufacturing.

. Developed inspection standards for acceptance; trained assemblers and

machinists the operation of gauges, indicators, calipers, multi-meters,

and other measurement instruments for quality assurance.

. Tested, optimized, and released new process flows to increase product

yield and reduce labor hours resulting in a 35% increase in production

revenue.

. Implemented failure analysis methods to characterize and optimize

assembly methods resulting in transducer performance improvement and

variation reduction.

. Led product development team to design, build, and deliver transducer

arrays to new customers.

. Utilized materials characterization techniques to provide optimal

materials in transducer product design.

. Designed and developed electroless plating process, expanding transducer

design capability.

Freescale Semiconductor Chandler, AZ

2007-2008

Device Engineer: Chandler Wafer Fab

. Managed Universal Design Rule (UDR) Non Volatile Memory product yield and

reliability with engagements in fab processing, measurement targets and

limits, process integration design, failure analysis, application

testing, and business group requests.

. Directed yield enhancement projects for all fab technologies by test

structure analysis, leading to a 40% defect density reduction as measured

by characterization vehicles.

. Led excursion prevention strike teams for prompt containment and root

cause of process issues resulting in a cost savings of over $2.1MM in UDR

technology scrap.

. Executed critical analysis for photolithography process transfer

resulting in $3.6MM annual cost savings.

1. Increased E-test parameter Cpk by an average of 50% and improved

predictive yields through statistical application of SPC, ANOVA, and DOE

tools for process troubleshooting and optimization.

2. Mentored device technicians and process engineers in solid state device

physics, statistical design applications, software usage training, yield

improvement projects, and dispositioning instructions.

. Introduced a new project design that assesses yield gain opportunity for

all fab technologies.

Rohm and Haas Inc Phoenix, AZ

2002-2007

Research Lab Process Engineer: CMP Integration Center

3. Managed SPC and preventative maintenance of all process equipment,

direct ANOVA and DOE statistical projects for process troubleshooting and

optimization.

Mentored process technicians and application engineers in CMP process

techniques, CMP equipment capability, data analysis methods, and

semiconductor fabrication processes.

4. Designed and implemented training programs, project goals, and personal

development goals for process technicians that aided in increasing

proficiency in research lab operations.

5. Managed research lab's external vendors with respect to equipment

maintenance schedules, chemical process outsourcing, custom part design,

new product qualification, and equipment modification design and testing.

Directed improvement projects resulting in $400K annual savings in repeat

testing and an average of 24 hour reduction in data turnaround time.

. Completed process qualifications for new 200 and 300mm research lab CMP

equipment.

. Member of the Crisis Management Safety Team and Emergency Response Team.

Motorola Inc. Mesa, AZ

2000-2002

Etch Process Engineer: MOS6 Wafer Fab

Enhanced performance, increased yield, and tracked SPC for etch

manufacturing area. Area of responsibility included CMP, Photoresist

Ash, and Nitride Dry Etch equipment.

6. Characterized novel CMP back grind process for wafer thinning

application. Project included pricing materials, DOE process

optimization, testing and optimizing CMP consumables, and calculating

overall financial cost vs. improved product yield savings.

7. Completed manufacturing fab process transfer of LDMOS technology to

Motorola Scotland Fab. Detailed all etch process information, critical

targets, and integration concerns.

Motorola Manufacturing Engineering Rotation Program (MERP)

2000-2001

8. Established information feedback loop between wafer Fab and Final

manufacturing units by completing Visual basic program for automated

reports of Wafer Level Burn In Cluster Yields, parametric comparisons of

lots, and predicting final test yields. Presented information at

Motorola MOS12 Site Technical Forum.

9. Successfully completed process qualification for installed Spray Acid

Tools for GaAs etch processes as well as new chemical supplier

qualifications 1 month ahead of schedule.

10. Characterized the process window, finalized recipes, and demonstrated

the feasibility of shallow trench isolation implementation as well as

single trench fabrication. Published Motorola internal paper "STI

Integration of LDMOS in MOS6" and "Single Trench Fabrication of MOSAIC5

in MOS6" with mentor.

EDUCATION

Bachelors of Science, Colorado School of Mines, Golden, CO.

Major: Chemical Engineering and Petroleum Refining

Minor: Business Management

Graduation: May 2000

Masters of Science and Engineering, Arizona State University, Tempe, AZ.

Major: Materials Science

Graduation: May 2009

HONORS and AWARDS

Rohm and Haas Award for successful startup and process qualification,

Motorola Outstanding Engineer Award, Motorola Award for Successful

Process Transfer, Engineering in Training (EIT) Certification.

ACTIVITIES and HOBBIES

Central Arizona Regional Science and Engineering Fair Judging

volunteer, Habitat for Humanity volunteer, church youth group

volunteer, flag football, basketball and rock climbing.



Contact this candidate