PAVAN KUMAR. M
Ph. No.: +91-962*******
E-mail: ***************@*****.***
.
Professional / Industrial Experience
. Experience in verification of USB(3.0 & 2.0) Device controller using
System Verilog in UVM methodology.
. Experience in Feature list extraction, Test Plan development and
Functional coverage documentation for USB Device controller from
specification.
. Experience in coding Assertions and Functional Coverage.
. Experience in coding Test cases in Verilog and System Verilog using
UVM.
Technical Skills
. Operating System : LINUX / UBUNTU, WINDOWS 7/xp/2000.
. Languages : C, Verilog, SystemVerilog, Assembly Language
. Methodology : UVM
. Tools : Questasim, VCS,
Design Compiler, bSPICE
. Scripting : Basic Shell Scripting, PERL
. Protocols : USB 2.0, USB 3.0, APB, AHB, AXI
Educational qualification
Class/Course Name of Institute Board/University Year of Marks%
Passing
M.Sc Tech Manipal Centre Manipal Academy of 2014 GPA
( VLSI Design) for Information Higher Education 8.34/10
Science (MAHE), Manipal
BE Sapthagiri Visweshwaraiah 2011 59.4
(Electronics & Engineering Technological
Communication) College, University,
Banglore.
PUC GH PU College, Technical Board 2007 53.5
(PCMB) Haveri. Karnataka.
SSLC Lions English K.S.S.E.B 2005 87.04
Medium School,
Haveri.
Experience
. Worked as an Intern Engineer at Tech Vulcan India Pvt Ltd, Bangalore,
from January 2013 to December 2013.
Projects
Period: January 2013- December 2013
During the period of internship the work involved the following areas
1. Verification of USB2.0 Device Controller
Description:
. Planning and coding of testcases for verification for USB 2.0
Interrupt transfers using Verilog.
. Planning and coding of test cases to verify USB 2.0 Control transfers
using Verilog.
. Coded Assertions for AHB interface protocol.
. Functional coverage documentation and coding for USB Device controller
from specification.
2. Verification of USB3.0 Device Controller
Description:
. Functional coverage coding for USB3.0 Device controller from
specification.
. Coded Assertions for AXI interface protocol.
. Planning and coding testcases for the verification USB 3.0 Link layer
protocol using System Verilog in UVM methodology.
. Planning and coding test cases for the verification USB 3.0 Control
transfers using System Verilog in UVM methodology.
Academic Projects
1. An Intelligent Electronic Aid For Blind
Description:
1. Judge the distance of the obstacles and move around with confidence.
2. They can find the floor or road conditions as smooth, rough so that they
can walk accordingly.
3. System also recognizes the people around him and announces the name of
the person.
2. FPGA implementation of USB transceiver macrocell interface with USB
2.0 specifications (current project)
Description: A project is done to design and implement USB Macro cell,
which is a block in USB controller it mainly does encoding, decoding, bit-
stuffing, bit-unstuffing, serial to parallel conversion and parallel to
serial conversion according to USB-2.0 specification.
3. AMBA AXI BUS PROTOCOL
Description: This project is based on high performance bus architecture
that is on AMBA AXI where the codes are in VERILOG and has been
executed on XILINX software.
Seminars Presented
. Tele-Grafitti.
. Photovoltaic Materials.
. 3D-IC Technology.
. Introduction to Verilog.
. USB Protocol.
. UVM Methodology.
Extra curricular Activities
Organized and participated in various Sports and Cultural activities.
personal profile
Father's Name : G.Y.MAHANTESH
Date of Birth : 16-01-1990
Sex
: Male
Languages Known :
English, Hindi, Kannada and Telugu.
Nationality : Indian.
Present Address : GOVT. QRTS D-57,
JeevanBheema Nagar Main Road,
Beside Traffic
Police Station,
Banglore. -560075
Karnataka.
Permanent Address : S/o G.Y.Mahantesh
#155, Gulya,
Hiriyur TQ,
Chitradurga. -577546
Karnataka.
Declaration
I hereby declare that the information furnished above is true to the best
of my knowledge.
Place: Banglore.
Date: 14/07/2014 PAVAN
KUMAR. M
1