Post Job Free
Sign in

electrical, Auto CADD etc..

Location:
Peenya, Karnataka, India
Salary:
as per company norms
Posted:
August 07, 2019

Contact this candidate

Resume:

Curriculum vitae

MEGHANA P A

Contact : 903-***-****

Email ID: *************@*****.***

OBJECTIVE:

To associate with an innovative and growth-oriented organization, offering diverse job responsibilities and the potential for advancement.

EDUCATION QUALIFICATION

Qualification

Branch

University

Year of Passing

Percentage

M.Tech

VLSI & Embedded

VTU

2018

8.58/78.3%

B.E

Electrical & Electronics

VTU

2016

71.7%

PUC

PCMB

PU Board

2012

74.44%

S.S.L.C

SSLC Board

2010

81.33%

TECHNICAL EXPERTISE:

8051 microcontroller, Digital Electronics, CMOS VLSI Design, Advanced Embedded system, Digital system design using Verilog, VLSI Testing and verification, RTOS and SOC.

TECHNICAL SKILLS:

EDA Tools : Cadence-Virtuoso, Xilinx ISE design suit (v14.7), Keil µVision 4 IDE, Flash Magic.

Programming Language : C, MATLAB, pspice.

Hardware description language : Verilog.

Architectures and ALP : µC 8051.

ACHIEVEMENTS:

IEEE Paper presentation in national conference on “single phase active device based power quality improvement for domestic purpose”.

Bagged college topper prize twice.

M.Tech Mini Project:

"Design of Ladner Fischer Adder”

The purpose of this mini project is design Fischer adder and to study its performance. Even its delay calculation & power consumption is also verified. Hence it has proven to be the best compared to various adders especially kogge stone adder.

M.Tech Main Project:

“Design and FPGA Implementation of Reversible PROM, Adder & Subtracter using Reversible Decoder”

The aim of this work is to design & synthesize of reversible PROM, Half Adder/Subtracter & Full Adder/Subtracter using reversible Decoder logic. The designed circuits are analyzed in terms of delay, quantum cost, garbage outputs and number of gates. The Circuit has been designed and simulated using Xilinx software and implemented on FPGA SPARTAN6.

PERSONAL DETAILS:

Father’s Name : Ashwatha Narayana P N

DOB : 21-04-1994

Marital Status : Single

Nationality : Indian

Contact # : 903-***-****

Languages Known : English, Kannada and Hindi(to read and write)

Address : #534 behind shri Anjaneya Swamy temple road, Peenya 1st stage 2nd block Bengaluru -560058

DECLARATION:

I hereby declare that the above information given is correct and true to the best of my knowledge.

Place: Bengaluru

MEGHANA P A



Contact this candidate