Sign in

Electrical Engineering Assembly Line

Richardson, Texas, United States
February 26, 2018

Contact this candidate



**** ******** **** #***, ******, TX 75252 +1-682-***-****


The University of Texas at Dallas, Richardson, TX May 2018

Masters in Electrical Engineering GPA 3.3/4.0

Charotar University of Science and Technology, Anand, Gujarat, India May 2016

BTech in Electrical Engineering GPA 8.22/10.0

Merit based academic scholarship 2012-2014


Single phase Matrix Converter as Universal Converter (University of Texas at Dallas) December 2016

Using software technologies Simulink and PSIM, designed a power conversion device that generates variable output by operating it in different power modes- AC-AC, AC-DC, DC-DC and DC-AC.

Resulted in a THD reduction below 4% without DC link being used for the converter.

Fractional Order Speed Controller for Buck converter fed DC motor (University of Texas at Dallas) April 2017

Using Simulink, Implemented enhanced PID speed control method which added two more parameters to be tuned. Approximated integrator and differentiator using Oustaloup’s approximation method.

Resulting in a reduction of overshoot by 30-75% based on reference speed changes and 50% increase in DC forward path gain. Settling time also reduced by 8-10%.

16 bit-ALU design (University of Texas at Dallas) December 2017

VLSI based design which performed arithmetic and logical operations using Xilinx ISE tool and implementing it on SPARTAN3E FPGA board.

The design was synthesized using IBM130 technology for 130nm process.

Tools used: Cadence, Xilinx, Design Vision, Encounter, Siliconsmart, HSPICE.

Design of Portable LDO regulator (University of Texas at Dallas) November 2017

Implemented LDO circuit using 0.35um CMOS technology. Designed two stages of LDO circuit i.e. an Error Amplifier and a buffer for circuit compensation.

Compared buffer technique with compensation techniques such as phase lead compensation and voltage controlled current source.


Schneider Electric India Private Limited-Vadodara Engineering Intern May 2014

Executed performance analysis of power transformers and analyzed tests carried out on medium voltage transformers to check its operation under different weather conditions.

Tests includes Turns ratio test, polarity and phase relation test, quality control impulse test, zero sequence impedance test, temperature rise test and insulation resistance test. All the test results were compared with the desired values for proper transformer functionality.

Observed the assembly line of trihal type transformer.

Gujarat State Fertilizers and Chemical Ltd.-Vadodara Intern May 2015

Carried out a research work in Caprolactam plant. Analyzed and contributed in the ongoing expansion projects and observed the operations of different electrical equipment in assembly line control room.

Prepared a report on the caprolactam plant electric grid including a 132/11kV switchyard. Performed Battery bank and its sizing calculations for the UPS(uninterruptible power supply) system.


Technical: MATLAB, Simulink, Cadence, Xilinx, Design Vision, Encounter, Siliconsmart, HSPICE, PLECS, PSIM, AutoCAD electrical, Power world simulator, Proteus, Kiel, Linux, Arduino.

Programming language: C, C++, Python.

Contact this candidate