Post Job Free

Resume

Sign in

embedded c,VHDL,verilog

Location:
Kurnool, AP, India
Salary:
optional
Posted:
January 13, 2013

Contact this candidate

Resume:

G Yella Reddy

Pesaravai(Post), Gadivemula(Mandal), Kurnool(Dist).

Tel: 949-***-**** e-mail : abnxf8@r.postjobfree.com

Career Objective

To be in a position in a result oriented company where acquired skills

and education will be utilized towards continuous professional growth and

advancement.

Academic Qualifications

Course Institution Board / Year of Marks

University Completion %

X A.P.Residential School, SSC 2004 89.17

Kalvabugga

XII Narayana Junior College, State Board 2006 91.9

Kurnool

B.Tech. Santhiram Engineering JNT 2011 77.35

(E.C.E) College, Nandyal University

M.Tech. RGM Engineering College JNT

(Embedded (autonomous), Nandyal University 2013 83.11

Systems)

Technical Skills

Simulation Tools : Keil, Xilinx, MATLAB, Microwind, DSCH.

Hardware Languages : VHDL, Verilog.

Software Languages : C, Embedded C.

Academic Main Project

Online computerized Emergency Core Cooling System for nuclear power plants

. Emergency Core Cooling System (ECCS) is a safety critical system

provided to mitigate the consequence of Loss of Coolant Accident in

Pressurized Heavy Water Reactor.

. ECCS Integrated Test is a schematic approach to ascertain that various

ECCS components operate as intended in design for various pressure and

temperature inputs obtained from reactor core.

. The study was initiated by BARC, Bombay and cared over at ECIL,

Hyderabad for safety of various nuclear power that are being operated

in the country.

Fuzzy Logic Control for Power Distribution in Urban Areas

. Overloading is a major problem as there is no any system to ensure the

consumer power usage. Load balancing is very important feature that

keeps the system safe from overloading.

. Using Fuzzy logic toolbox of MATLAB. Fuzzy logic provides easy way

using graphical user interface to implement fuzzy system.

Internship:

I have one month of internshp experience in ECIL,Hyderabad

Electives Undertaken

. FPGA Architecture & Applications

. CMOS Digital IC Design

. VLSI Technology

. Embedded Systems Concepts and Design.

. Advanced DSP and Applications

. Advanced Computer Architecture

Achievements

. Third prize in SIGMA 2010 at Santhiram Engineering College on RED

TACTON

. Consolation prize in EMERGE 2010 at Dr. Samuel George Institute of

Engineering and Technology on WiMAX

. Class Representative in B.Tech for two years

Personal Profile

Name : G.Yella Reddy

Father's Name : G. Subba Reddy

Date of Birth : 04-08-1989

Marital status : Unmarried

Languages Known : Telugu, English.

Declaration

I hereby declare that the information furnished above is true to the best

of my knowledge.

G YELLA

REDDY



Contact this candidate