RippleMatch Opportunities
–
Hillsboro, OR
... Verilog expertise required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug Effective communication and interpersonal ... - Aug 27