Cornelis Networks, Inc.
–
Wayne, PA
... We are seeking a highly skilled Senior ASIC Design Engineer with hands-on experience in RTL to netlist flows, including RTL ... Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power. ... - May 23