| Job alert | Jobs 61 - 70 of 143 |
Senior ASIC Design Engineer - Memory Controller
NVIDIA
–
Santa Clara, CA, 95051
... Strong working knowledge of Verilog or VHDL. Experience with high speed clocking, cache interfaces and protocols. Familiarity with board and system level issues. Programming skills in C and/or PERL. Good communication skills and interpersonal skills ... - May 02
Lead C++ Software Engineer
Cadence Design Systems
–
San Jose, CA
... You are very comfortable with Verilog or SystemVerilog and understand digital circuits . Usage of popular logic simulators and some experience in multi-threaded/ concurrent programming are pluses. The role requires exceptional software skills and ... - Apr 10
Senior Mixed Signal Design Engineer
NVIDIA
–
Santa Clara, CA, 95051
... or MS degree in Electrical Engineering or equivalent experience 5+ years of experience working in high-speed I/O digital design, knowledge at protocol level (SATA, PCIE, USB) preferred Have a deep understanding of Verilog or SystemVerilog, logic ... - May 02
Senior ASIC Design Engineer - Memory Controller
NVIDIA
–
Santa Clara, CA, 95051
... Strong working knowledge of Verilog or VHDL. Experience with high speed clocking, cache interfaces and protocols. Familiarity with board and system level issues. Programming skills in C and/or PERL. Good communication skills and interpersonal skills ... - May 02
Senior Hardware Security Architect
NVIDIA
–
Santa Clara, CA, 95051
... Proficiency in Verilog RTL coding and scripting languages, such as: Perl, Python and Make etc. A working understanding of floor-planning, ASIC physical design, VLSI and DFT. A hands on technical background; excellent C programming and low-level ... - May 02
Integrated Circuit Design Engineer
Unreal Gigs
–
San Jose, CA
... RTL Coding: Write and debug Register-Transfer Level (RTL) code in hardware description languages (HDLs) such as Verilog or VHDL, ensuring compliance with design specifications and performance goals. Simulation and Verification: Perform functional ... - Apr 23
Senior Mixed Signal Design Engineer
NVIDIA
–
Santa Clara, CA, 95051
... or MS degree in Electrical Engineering or equivalent experience 5+ years of experience working in high-speed I/O digital design, knowledge at protocol level (SATA, PCIE, USB) preferred Have a deep understanding of Verilog or SystemVerilog, logic ... - May 02
Integrated Circuit Design Engineer
Unreal Gigs
–
San Jose, CA
... RTL Coding: Write and debug Register-Transfer Level (RTL) code in hardware description languages (HDLs) such as Verilog or VHDL for digital circuit design, ensuring compliance with design specifications and performance goals. Analog Design: Design ... - Apr 23
Principal Product Engineer
Cadence Design Systems
–
San Jose, CA
... Developing Verification environments using System Verilog Working knowledge and experience with the UVM methodology Good experience on solving complex problems where analysis of situations or data requires an in-depth evaluation of various factors. ... - Apr 26
Principal Product Engineer - DisplayPort Domain
Cadence Design Systems
–
San Jose, CA
... Developing Verification environments using System Verilog Working knowledge and experience with the UVM methodology Good experience on solving complex problems where analysis of situations or data requires an in-depth evaluation of various factors. ... - Apr 27