Synopsys, Inc.
–
Markham, ON, Canada
... Experience with RTL design using Verilog or SystemVerilog. Knowledge of Clock Domain Crossing, Reset Domain Crossing, LEC. Experience with RTL Synthesis and design optimization for Power, Performance, Area. Be familiar with the Low power concepts & ... - May 04