Post Job Free

Verilog jobs in Mississauga, ON, Canada

Sign in
Search for: Jobs   Resumes


distance:
Job alert Jobs 21 - 26 of 26

High Speed SerDes Logic Design PEY

Workday  –  Downtown Toronto, ON, M5S 0A2, Canada
... of electronics and digital hardware concepts Basic understanding of digital design practices, including RTL coding in Verilog and running/debugging simulations Familiarity with ASIC design flows for deep sub-micron technologies Strong scripting ... - Apr 19

Firmware Engineer, Staff

Alphawave  –  Toronto, ON, Canada
... We are looking for a Staff Firmware Engineer to join our Connectivity Products Group as a strong technical contributor and key member of the design team What you'll do: Develop and test embedded firmware in both pre-silicon (Verilog) and post ... - Apr 17

Sr. Silicon Design Engineer

USTECH Solutions  –  Downtown Toronto, ON, M5E 1W7, Canada
... • Proficiency of Verilog or SystemVerilog • Experience with multi-clock domain designs. • Experience in IP development. • Knowledge in video/display standards a plus. • Strong in both written and verbal communication • Strong analytical thinking and ... - May 03

Design Verification, Principal Engineer

Marvell  –  Toronto, ON, Canada
... Proficient in System Verilog and object-oriented programming Well versed with UVM/VMM methodology Knowledge and experience in Memory Subsystem (DDR, LPDDR, HBM) and complex multi chip verification environment a big plus Hands-on knowledge of ARM ... - Apr 22

ASIC Front-end Implementation Engineer, Staff

Synopsys, Inc.  –  Markham, ON, Canada
... Experience with RTL design using Verilog or SystemVerilog. Knowledge of Clock Domain Crossing, Reset Domain Crossing, LEC. Experience with RTL Synthesis and design optimization for Power, Performance, Area. Be familiar with the Low power concepts & ... - May 04

ASIC Digital Design, Sr Engineer

Synopsys  –  Markham, ON, Canada
... The ideal candidate will specialize in one of the following, experience in multiple areas would be a bonus: ASIC RTL design and verification at chip level and/or block level Solid Verilog, PERL, TCL and Python skills Understanding of static timing ... - Apr 29
Previous 1 2 3