| Job alert | Jobs 81 - 90 of 471 |
RTL Design Engineer
L&T Technology Services
–
VasanthaNagar, Karnataka, 560001, India
... Experience/proficiency in RTL design(Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL), IP Design, SoC Design and Integration. Should have hands on experience in all the Design aspects, should work independently. ... - Apr 14
ASIC Digital Design, Sr Engineer
Synopsys India Private Limited
–
VasanthaNagar, Karnataka, 560001, India
... Key Qualification BS/MS in EE/EC with 4+ years of relevant experience in the verification of IP cores and/or SOC Must have proven experience in developing HVL (System Verilog/UVM) based test environments, developing and implementing test plans, ... - Apr 13
Design Verification Lead/Manager
7Rays Semiconductors India Private Limited
–
Bengaluru, Karnataka, India
... Should have been part of End-to-End Verification Cycle Good knowledge of System Verilog, SV-OVM/SV-UVM Methodologies Experience with RTL concepts Knowledge of Perl/Python is Must Bachelor's Degree in Electrical, Electronics or Computer Engineering - May 05
Lead Software Engineer
Trinity Technology Solutions LLC
–
Bengaluru, Karnataka, India
... experience in Python/Perl/TCL/Shell Strong knowledge of Verilog/System Verilog and C/C++ Strong analytical and problem-solving skills Preferred Qualifications Experience working with Multicore Processors or other complex pipelined digital products. ... - Apr 27
Design Verification Engineer Fabric/On Chip Network Verification
Mulya Technologies
–
Bengaluru, Karnataka, India
... Verification knowledge in Clock domain crossing and reset domain crossing Knowledge of functional verification methodology like UVM/OVM Knowledge of HDLs (VHDL/Verilog) Developed test plans and test strategies for IP/unit/block level verification of ... - May 05
Lead Verification Design Engineer
Cadence
–
Bengaluru, Karnataka, India
... Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage We’re doing work that matters. Help ... - Apr 25
FPGA Engineer (part time)
TronicsZone
–
Bengaluru, Karnataka, India
... Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field Experience with FPGA design and development using Verilog or VHDL Proficiency in FPGA synthesis and place-and-route tools Experience with debugging ... - May 03
Design Verification Engineer II
Cadence
–
Bengaluru, Karnataka, India
... Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage. We’re doing work that matters. ... - Apr 25
Lead Design Engineer
Cadence
–
Bengaluru, Karnataka, India
... • Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required. • Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage. We’re doing work that matters. ... - Apr 25
ASIC Digital Design, Sr Engineer
Synopsys India Private Limited
–
VasanthaNagar, Karnataka, 560001, India
... -- Verilog RTL coding. -- Spyglass (CDC, RDC), Lint. Lint, CDC, Synthesis flow, Formal checking, etc is a must. -- Debugging issues/failures & working on customizations. -- Hands on experience in SerDes design & high speed protocols like, PCIe, ... - Apr 13