| Job alert | Jobs 91 - 100 of 487 |
Lead Verification Design Engineer
Cadence
–
Bengaluru, Karnataka, India
... Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage We’re doing work that matters. Help ... - Apr 25
FPGA Engineer (part time)
TronicsZone
–
Bengaluru, Karnataka, India
... Qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field Experience with FPGA design and development using Verilog or VHDL Proficiency in FPGA synthesis and place-and-route tools Experience with debugging ... - May 03
Lead CPU Design Engineer
Mulya Technologies
–
Bengaluru, Karnataka, India
... the ground up for complex IP blocks and delivering high quality designs Deep experience in RTL development in SystemVerilog/Verilog Well versed in industry standard RTL quality check methodologies such as lint and CDC checks Strong background in ... - May 06
Principal Design Verification Engineer
Cadence
–
Bengaluru, Karnataka, India
... Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required. Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage. We’re doing work that matters. ... - Apr 25
Lead Solutions Engineer
Cadence
–
Bengaluru, Karnataka, India
... Required experience Strong background on functional verification fundamentals, environment planning, test plan generation, environment development System Verilog experience and experience with UVM based functional verification environment ... - May 01
Lead Design Engineer
Cadence
–
Bengaluru, Karnataka, India
... • Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required. • Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage. We’re doing work that matters. ... - Apr 25
R&D Engineering, Sr Engineer
Synopsys India Private Limited
–
VasanthaNagar, Karnataka, 560001, India
... Knowledge on Verilog, VHDL or other HDL languages would be plus. Full time - Apr 13
ASIC Digital Design, Sr Engineer
Synopsys India Private Limited
–
VasanthaNagar, Karnataka, 560001, India
... -- Verilog RTL coding. -- Spyglass (CDC, RDC), Lint. Lint, CDC, Synthesis flow, Formal checking, etc is a must. -- Debugging issues/failures & working on customizations. -- Hands on experience in SerDes design & high speed protocols like, PCIe, ... - Apr 13
CPU Verification Engineer
Modem Bhaskar ( Proprietor of Mulya Consulting)
–
Indiranagar, Karnataka, 560038, India
... as part of pre-silicon verification Strong knowledge of Verilog/SystemVerilog and C/C++ Strong analytical and problem-solving skills Preferred Qualifications Experience working with Multicore Processors or other complex pipelined digital products. ... - Apr 19
ASIC Digital Design, Manager
Synopsys India Private Limited
–
VasanthaNagar, Karnataka, 560001, India
... Strong knowledge of Verilog/System Verilog language is needed. Strong and deep experience in Testbench development and UVM environment is needed. Experience in memory protocols like DDR/LPDDR5 is desirable. Exposure to IP design and verification ... - Apr 13