| Job alert | Jobs 51 - 60 of 455 |
Lead Software Engineer
Trinity Technology Solutions LLC
–
Bengaluru, Karnataka, India
... Expert in C/C++, System Verilog, Verilog, and UVM verification methodology. Knowledge of Verilog/System Verilog, digital simulation, and debugging is a must. Hands-on experience working with one or more of the following protocols is must – PCIe, USB ... - Apr 27
ASIC Digital Design, Staff Engineer
Synopsys India Private Limited
–
VasanthaNagar, Karnataka, 560001, India
... Knowledge of one or more of protocols/standards: VESA VDC-M, DSC, HDMI 2.1, MIPI DSI, AMBA (AXI,APB,AHB) Good knowledge of Verilog/System Verilog/C/C++. Hands-on experience in writing script on shell, csh, TCL and python. Hands-on experience with ... - Apr 19
Design Verification
Wipro
–
VasanthaNagar, Karnataka, 560001, India
... Architecture document • Reviewing and Revising: working towards meeting agreed upon acceptance criteria • Developing code in System Verilog, UVM (Universal Verification Methodology), C for Unit, Subsystem and SOC level verification • Performing RTL ... - Apr 07
Principal Design Engineer
Cadence
–
Bangalore, Karnataka, India
... Work with analog design team to develop behavioral models for analog blocks using Verilog AMS (Wreal) or SV-RNM constructs. Wok with design verification team in model usage and debugging failures related to models. Ensure created model has all major ... - Apr 02
RTL Design ENGINEER
Proxelera
–
VasanthaNagar, Karnataka, 560001, India
... Skill set needed Verilog, SoC & Sub-system RTL Integration, knowledge of industry known standards Interfaces (AXI, AMBA, NOC, Fabric, UCIE, PCIE, SATA, DDR etc. etc.) Scripting (Shell, python, ruby, perl etc.), CDC & LINT Checkers, Synthesis, LEC, ... - Apr 26
Test & Validation Engineering, Sr Engineer
Synopsys India Private Limited
–
VasanthaNagar, Karnataka, 560001, India
... HDL Languages coding experience preferably in Verilog/VHDL/System Verilog -Some understanding in Formal verification, Simulation, writing of system verilog assertions, constraints properties -Based on project assigned, the job would involve one or ... - Apr 13
DFT Engineer
TekWissen India
–
VasanthaNagar, Karnataka, 560001, India
... Experience in Design for Test of large, geometry SOC designs Experience in DFT concepts and test mode Good knowledge in Boundary SCAN, ATPG and memory testing Proficiency in VHDL/Verilog coding, test bench setup, test case creation and verification. ... - Apr 05
FPGA design
Alp Consulting Ltd.
–
VasanthaNagar, Karnataka, 560001, India
Design JD: 5+ experience in FPGA design using VHDL. Strong skills on synthesis, CDC and linting. Exposure or basic knowledge on system Verilog to align with the verification team for troubleshooting the issues Full time - Apr 05
Staff Design Verification Engineer
Renesas Electronics
–
VasanthaNagar, Karnataka, 560001, India
... Must be good in building verification environments preferably using the verification subset of high-level languages like System Verilog (OVM, UVM). Must be proficient in Verilog (System Verilog preferred). Understanding or prior experience with ... - Apr 10
SOC RTL Design Engineer
7Rays Semiconductors India Private Limited
–
Bengaluru, Karnataka, India
... Languages : Verilog HDL, System Verilog, C/C++ Education BTech or MTech or equivalent experience in Electronics Engineering. - Apr 25