Tech Mahindra
–
VasanthaNagar, Karnataka, 560001, India
Strong Debug, UVM, System Verilog Understanding Specs and Standards and developing relevant test plans Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs ... - Apr 19