SRC, Inc
–
Syracuse, NY
... of FPGA design flow including RTL design, verification, logic synthesis, prototyping, timing analysis, and lab debug Use Python, TCL and other scripting languages to automate continuous development, continuous integration (CI/CD) workflows What You ... - Apr 29