| Job alert | Jobs 1 - 10 of 468 |
Design Verification Engineer Cadence
Alp Consulting Ltd.
–
VasanthaNagar, Karnataka, 560001, India
Qualifications Job Description for Design Verification at Cadence Bachelor's Degree in / Master's Degree in ; Electrical / Electronics / Electronics and Communication / VLSI Engineering with 5 years related experience Experience And Technical Skills ... - Apr 06
Cadence STA (Bangalore)
Alp Consulting Ltd.
–
VasanthaNagar, Karnataka, 560001, India
... Good track records of working on complex IP's & SoC's at 16/10/7 nm Power user of Cadence implementation tools, such as Genus, Innovus, Quantus,Tempus, PVS, Voltus. Automation and programming-minded, coding experience in Makefile/Tcl/Tk/Perl. Self ... - Apr 05
MEMS Layout Engineer - Cadence Virtuoso /L-edit
Knowles Electronics, LLC
–
VasanthaNagar, Karnataka, 560001, India
... Cadence Virtuoso, Tanner L-Edit. Experience in physical verification using Mentor Graphics Calibre. Coding experience in Skill, Calibre rule scripting(SVRF) and knowledge in PDK development activities. Able to document procedures and methodologies ... - Apr 18
Cadence Allegro_CBS
CodersBrain
–
VasanthaNagar, Karnataka, 560001, India
Position Name : Cadence Allegro Experience Required : 10 - 15 years Location : Bangalore Notice Period : Immediate - 15 days JD's 10+ years of experience in Cadence Allegro /atium 10+ years experience in Cadence/altium application support and tool ... - Apr 05
STA Lead - Cadence/Synopsys Tools
MY Search
–
Bengaluru, Karnataka, India
... - Good exposure to STA tool, Post layout STA & ECO implementation - Hands-On experience with industry Standard tools like Cadence, Synopsys & Mentor - Expertise in scripting languages such as Perl, TCL, shell - Strong analytical & debugging skills ... - Apr 27
DFT Lead - IP & SoC Design - ATPG/MBIST/Cadence Tool
MY Search
–
Bengaluru, Karnataka, India
... nodes - Hands-on experience with industry Standard tools like Cadence, Synopsys or Mentor - Exposure to STA tool, timing closure & ECO implementation for DFT modes is a great plus - Prior experience with post-silicon debug is an added advantage. ... - Apr 27
Lead Cybersecurity - Application Security Testing Project Manager
Att
–
Bengaluru, Karnataka, India
... Establish and manage program status reporting structure and cadence Credential gathering/management to facilitate efficient scan scheduling Process improvements, automation, and innovation that improve both security scanning activities as well as ... - Apr 23
Physical Design Engineer
TEKsystems
–
VasanthaNagar, Karnataka, 560001, India
Job Profile: • Need to have Basic understanding of DRM and need to translate that into • Need to be Proficient in writing Cadence TechLEF and Synopsys TechFile • Need to have knowledge on how to create Rapid MSOA kits. • Need to have knowledge on ... - Apr 13
Senior DFT Engineer
ACL Digital
–
Bangalore Urban, Karnataka, India
... Knowledge / experience with Tessent ATPG (mentor) is a plus · Has worked on Spyglass-DFT and Cadence Tools. Regards, Sneha ACL Digital - Apr 21
Analog Layout 3 to Bangalore & Coimbatore Location
Capgemini
–
Bengaluru, Karnataka, India
... Familiar with EDA tools like Cadence Virtuoso Editor & Calibre RVE Good interpersonal skills and critical thinking abilities to resolve the issue technically, and professionally. Primary Skills Experience in DRC,LVS, Cadence tools and good knowledge ... - Apr 25