Cadence Design Systems
–
Noida, Uttar Pradesh, India
... Responsibilities include the architecture of high-speed SerDes IP, design, lint, synthesis, static timing analysis, DFT, formal verification, at block, core, and chip levels. Work closely with Analog design teams to co-develop algorithms, feedback ... - May 20