Mirafra Technologies
–
San Jose, CA
Verilog, Tessent, Genus Responsibilities: Develop and optimize DFT features for use in complex digital systems Perform structural scan and at-speed scan insertion, automatic pattern generation, and scan coverage analysis (Cadence Genus w/ Modus or ... - Sep 20