| Job alert | Jobs 41 - 50 of 1826 |
Memory Controller Digital Design Engineer
Jobot
–
Atlanta, GA
... Design various logic and state machines in System Verilog/Verilog RTL. Develop and debug RTL using simulation and synthesis tools as well as LEC, CDC, Lint, DFT and STA tools. Provide PPA (Power, Performance, Area) and schedule estimates and design ... - May 02
Field-Programmable Gate Arrays Engineer
ETAJ Engineering Solutions
–
Arlington, VA, 22201
... Strong software development (C++/Java/Python) and hardware design (VHDL/Verilog/System Verilog) experience. 3-5 years of experience using Xilinx, Intel, or Lattice FPGA implementation tools. Qualified candidates for this position must be willing and ... - May 14
RTL ASIC Design Engineer
Wipro
–
Sunnyvale, CA, 94087
... · Expertise in Verilog & System Verilog is a must. · Experience in Synthesis / Understanding of timing concepts for ASIC is required. · Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus. · Hands on ... - May 04
Digital Design Engineer III
Chipton Ross Inc.
–
Linthicum Heights, MD
... life cycle (requirements, design, implementation and test) of FPGA Design and/or ASIC Design o Knowledge of System Verilog, Verilog and/or VHDL PREFERRED: o Experience with industry standard FPGA design implementation tools for IP integration ... - May 22
Lead Digital Design Verification Engineer - UVM
Softworld Inc
–
Cambridge, MA, 02140
Job Title: ASIC/FPGA Verification Engineer - UVM Job Location: Cambridge MA 02139 (remote work is available) Onsite Requirements: UVM System Verilog FPGA/ASIC Job Description: The Client is seeking a motivated and experienced Senior Verification ... - May 02
Senior ASIC Design Engineer
Recogni
–
San Jose, CA, 95123
... Your responsibilities will be wide-ranging and run the gamut of microarchitecture design and documentation, Verilog RTL implementation, selecting and integration 3rd-party IP blocks, working closely with design verification engineers, running ... - May 17
RTL ASIC Design Engineer
Innova Solutions
–
Mountain View, CA, 94039
... Expertise in Verilog & System Verilog is a must. Experience in Synthesis / Understanding of timing concepts for ASIC is required. Experience in design of DDR / USB /SATA/ PCIe controller or such complex protocols is a plus. Hands on experience in ... - May 16
Sr.-Principal ASIC Design Engineer
Tripod Networking
–
California
... Required Qualifications: 6+ years of ASIC design experience with a demonstrable track record of RTL logic design in multi-million gate ASICs with Verilog or System Verilog. Experience in IP integration, specifically CPU IP into SoC. Knowledge of ARM ... - May 13
Senior ASIC Design Engineer - Gen AI
USA Tech Recruitment
–
San Jose, CA
... Qualifications: 5+ years of ASIC design experience with Verilog/System Verilog. Experience in IP integration, especially CPU IP into SoC. Knowledge of ARM/RISC-V/MIPS architectures, memory hierarchy, and multicore CPU operation. Familiarity with ... - May 23
Digital Design Engineer - Active Secret Clearance
Softworld Inc
–
Crownsville, MD, 21032
... discipline 9+ years of digital design engineering experience Working knowledge of full product life cycle (requirements, design, implementation, and test) of FPGA Design and/or ASIC Design Knowledge of System Verilog, Verilog and/or VHDL S. ... - May 16