| Distance: | Job alert | Jobs 371 - 380 of 1481 |
Lead Memory Controller Architect/uArch (Principal Engineer)
Samsung Electronics Co., Ltd.
–
Rollingwood, TX, 78716
... Strong expertise in Verilog and ASIC design flow, including RTL design, verification, synthesis, timing analysis, and ECO. Proficiency in scripting languages (Perl, Python) to support design and automation. Strong communication and collaboration ... - Aug 28
ASIC and/or FPGA Design & Verification Engineer (Lead, Senior or
Boeing
–
El Segundo, CA, 90245
... emulators, especially Palladium Proficiency with hardware verification languages: System Verilog, System Verilog Assertions Ability to executable test plans Proficiency with Object Oriented Programming Concepts: Inheritance, Polymorphism, etc. ... - Aug 28
Wireless SoC Design Engineer
Apple
–
Irvine, CA
... Knowledgeable about the ASIC design flow, including System Verilog RTL implementation, Lint, Synthesis, STA, and LEC. Expertise in design domains such as memory subsystems, bus interfaces, CPU integration, DMA engines, Compression, Security IP ... - Aug 28
ASIC FPGA Engineer with ACTIVE Secret clearance (US Citizenship with
GeoLogics Corporation
–
Bloomington, MN, 55420
... Engineering department and with project teams across the company Some contact with external customers Have to have System Verilog Exp w/networks, switches, packet processing Cybersecurity type skills/bkgrnd Xilinx is nice to have UVM is good to have ... - Aug 27
Senior UVM Digital Verification Engineer
Draper
–
Boston, MA, 02298
... functional coverage closures to achieve 100% Perform code reviews and to mentor junior engineers in the group Fluent in System Verilog including SVA Recent experience with UVM/UVMF Familiarity with at least one major industry simulator (Questasim, ... - Aug 04
FE Design and Timing Analysis Integration Engineer
Apple
–
Sunnyvale, CA, 94087
... Knowledge of basic SoC Architecture and HDL languages like Verilog to collaborate with our logic design team for timing fixes and functional ECOs. Pay & Benefits At Apple, base pay is one part of our total compensation package and is determined ... - Aug 28
Senior Engineer - FPGA
Saviance
–
Boston, MA, 02298
... Core Requirements Extensive experience (5+ years) in FPGA design, development, and implementation using Verilog or VHDL. Hands-on experience in hardware-software integration and system testing, including working directly with standard lab equipment ... - Aug 04
Hardware System Engineer - FPGA
RBR-Technologies
–
Fort Meade, MD
... RESPONSIBILITIES Design and implement FPGA-based digital logic using VHDL or Verilog. Develop simulation testbenches and verify designs using ModelSim or equivalent tools. Synthesize, place & route, and generate bitstreams using Xilinx tools (Vivado ... - Aug 04
Wireless SoC Design Engineer
Apple
–
Sunnyvale, CA, 94087
... Knowledgeable about the ASIC design flow, including System Verilog RTL implementation, Lint, Synthesis, STA, and LEC. Expertise in design domains such as memory subsystems, bus interfaces, CPU integration, DMA engines, Compression, Security IP ... - Aug 28
Wireless MAC Design Engineer
Apple
–
Sunnyvale, CA, 94087
... Preferred Qualifications Very strong digital logic design fundamentals Demonstrated experience in translating functional requirements into synthesizable Verilog or SystemVerilog RTL Knowledge of digital design flows such as RTL simulation and debug, ... - Aug 28