| Distance: | Job alert | Jobs 301 - 310 of 1740 |
FPGA Design Engineer, Viasat Government
ViaSat
–
Marlborough, MA, 01752
... The day-to-day Design FPGA module and system level architectures with Verilog and/or VHDL Develop simulations for modules and systems Synthesizes Verilog and/or VHDL to FPGA products Develop timing constraints, analyze timing results, and implement ... - Aug 11
Graphics (GPU) Design Verification Engineer
Apple
–
Rollingwood, TX, 78716
... execution and tracking of the team’s infrastructure and test plans Architect test bench infrastructure using System Verilog / Universal Verification Methodology Define overall verifications strategies, including stimulus, checking, coverage ... - Aug 05
Design Verification Engineer
Advanced Micro Devices , Inc.
–
San Jose, CA
... Strong coding skills in Verilog/System Verilog, UVM, C/C++, Scripting languages such as Perl/Python. Strong analytical problem solving skills, attention to detail Good understanding in design flow, verification methodology and general computational ... - Aug 04
Abschlussarbeit zum Thema: Microcode-Obfuskation zur Verbesserung von
Fraunhofer-Gesellschaft
–
Neudorf-Nord, North Rhine-Westphalia, 47057, Germany
... Studium in den Bereichen Elektrotechnik, (Technische) Informatik oder vergleichbaren Disziplinen Sehr gute bis gute Studienleistungen Vertrautheit mit Hardwarebeschreibungssprachen (Verilog oder VHDL) und eingebetteten Programmiersprachen (C o. ... - Aug 12
GPU Validation and Emulation Engineer (Multiple Levels )
Qualcomm
–
San Diego, CA
... Job Description: Synthesize the Verilog RTL and create models and compile them to emulators like Veloce/Palladium/Zebu and/or FPGA platforms Develop all aspects of hardware emulator implementation, with emphasis on design partitioning, synthesis, ... - Aug 04
Senior ASIC Design Engineer
Fermilab
–
Batavia, IL, 60510
... Models circuit networks and system components in hardware-description languages (Verilog-A and Verilog/SystemVerilog). Building test benches and carries out analog and/or RF circuit simulations. Executing physical and functional circuit and system ... - Aug 08
Silicon Design Verification Engineer
Advanced Micro Devices , Inc.
–
Boxborough, MA, 01719
... Experienced with Verilog, System Verilog, C, and C++. Strong background in C++, preferably on Linux with exposure to Windows platform. Developing UVM based verification frameworks and testbenches, processes and flows. Automating workflows in a ... - Aug 04
Cellular ASIC Design Integration Engineer
Apple
–
San Diego, CA
... Strong knowledge of RTL design and HDL languages (Verilog, System Verilog, etc.) Strong analytical skills to be able to make design tradeoffs for best performance, low area, and low power. Experience in driving power improvements based on power ... - Aug 04
SerDes PHY FW/SW Engineer - Staff/Senior Staff/Principal Levels
Alphawave Semi
–
Toronto, ON, Canada
... for lab automation and testing Familiarity with digital design concepts (Verilog/SystemVerilog), simulation, and DV flows Exposure to the OSI model, especially physical and data link layers Understanding of signal processing concepts such as eye ... - Aug 18
Sr. Silicon Design Engineer
Advanced Micro Devices , Inc.
–
San Jose, CA
... KEY RESPONSIBILITIES: Digital design implementation and micro-architecture RTL coding in Verilog/SystemVerilog Design flow quality checks - Lint, CDC, RDC, LCP and others Timing closure - timing constraints, synthesis, logic-depth reduction Design ... - Aug 04