| Job alert | Jobs 61 - 67 of 67 |
IC Design Engineer
Broadcom
–
Electronic City, Karnataka, 560100, India
... • Implement timing and functional ECO • P&R, Extraction, Physical verification, work towards STA closure • Build automation flows wherever needed/adapt to existing flows for re-use • Must be proficient in any of the Cadence/Synospys/Mentor EDA tools ... - Jun 19
DFT Engineer - IP Design
MY Search
–
Pulikeshi Nagar, Karnataka, 560005, India
... nodes - Hands-on experience with industry Standard tools like Cadence, Synopsys or Mentor - Exposure to STA tool, timing closure & ECO implementation for DFT modes is a great plus - Prior experience with post-silicon debug is an added advantage. ... - Jun 20
Applications Engineering, Sr Staff Engineer
Synopsys
–
Sadduguntepalya, Karnataka, 560029, India
... Plus: · Transistor based STA experience. · NanoTime experience highly desirable. · Experience in advanced technology nodes preferred. Business Title (Title for Job Posting) Product Application Engineer, Sr. Staff Job Category Engineering Job ... - Jun 18
Applications Engineering, Staff Engineer
Synopsys
–
Sadduguntepalya, Karnataka, 560029, India
... Key Qualifications Synopsys STA tool, PrimeTime experience and knowledge are required Knowledge of timing corners/modes, process variations and signal integrity related issues are required Familiarity with synthesis, Physical design, extraction and ... - Jun 07
Sykatiya Technologies - DFT Design Engineer - ATPG/MBIST
Sykatiya Technologies Pvt Ltd
–
Koramangala, Karnataka, 560034, India
... STA Constraints creation for DFT modes About Company: Sykatiya Technologies, founded in 2012, believes in Technical Ability along with the Attitude of our highly talented team and reflects the same in the contributions to the customers- project. ... - Jun 20
Applications Engineering, Staff Engineer
Synopsys
–
Sadduguntepalya, Karnataka, 560029, India
... - Familiarity with frontend synthesis tools (Fusion Compiler/Design Compiler), STA (PrimeTime), and physical verification (ICV or similar tools) preferred. Inclusion and Diversity: At Synopsys, we value inclusion and diversity. We consider all ... - May 28
Physical Design Manager
MaxLinear
–
Kadubeesanahalli, Karnataka, 560103, India
... verification (DRC/LVS/ERC/antenna) and other reliability checks (IR/EM/Xtalk) Hands-on experience in block/top level signoff STA Exposure in physical implementation of timing/functional ECO’s Being proficient in TCL, Perl scripting is a plus Strong ... - May 24