Cadence
–
San Jose, CA
... analysis · Strong knowledge of ASIC flow, RTL design in Verilog, System Verilog and FPGA design · Knowledge of AXI, DFI protocols · Working knowledge of memory controller and memory PHY The annual salary range for California is $82,600 to $153,400. ... - May 17