Capgemini Engineering
–
Hyderabad, Telangana, India
... Responsible for timely execution with high quality of layout design Primary Skills Analog Layout Process or technology experience: TSMC – 7nm, 5nm, 10nm,28nm, 45nm,40nm EDA Tools: Layout Editor: Cadence Virtuoso L, XL Physical verification : DRC, ... - Sep 07