| Job alert | Jobs 61 - 70 of 165 |
RTL Design Engineer, Security
Google
–
Bengaluru, Karnataka, India
... + Participate in synthesis, timing/power closure and Field Programmable Gate Array (FPGA) and silicon bring-up. + Perform Verilog/SystemVerilog RTL coding, functional, performance simulation debug and Lint/CDC/FV/UPF checks. + Create tools/scripts ... - Jun 13
Physical Design Engineer
Hiringlabs Business Solutions
–
Bengaluru, Karnataka, India
INR 500000.000 - INR 2500000.000 per annum
... Skill required on Synthesis/FV/ STA basics, basics of shell scripting, TCL scripting Skill required on Synthesis/FV/ STA basics, basics of shell scripting, TCL scripting Working on lower Nodes, - Jun 21
Research Scientist-Polymer
Dover Corporation
–
Bengaluru, Karnataka, India
... • Knowledge of polymer synthesis methods • Understanding of polymer structure-property relationships • Hands on experience and deep understanding of polymer testing techniques such as Tensile Strength, Compression, Flexural Strength, Heat Deflection ... - Jun 10
RTL Design Engineer
Google
–
Bengaluru, Karnataka, India
... closure, synthesis Experience with methodologies for RTL quality checks (e.g., Lint, CDC, RDC) About the job Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make it ourselves. ... - Jun 21
Senior/Staff FPGA Design Engineers (Emulation/prototyping)
Synopsys Inc
–
Bengaluru, Karnataka, India
... Features include FPGA synthesis for HAPS, system planning, RTL debug and system bring-up utilities. As the SoC are getting complex and thus includes complex verification methodologies and challenges. To address these needs Synopsys Verification ... - Jun 18
Physical Design Engineers (RTL2GDSii Engineers)
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... Job responsibilities include Logic Synthesis, Floor-planning, Place and Route, Timing Analysis, Convergence, IR/EM analysis, Formal verification, VC-LP, DRC/LVS clean-up and delivery of the Blocks or Subsystem to SOC level that is essentially ... - May 31
Senior Principal Communications Systems Engineer
MaxLinear
–
Kadubeesanahalli, Karnataka, 560103, India
... the required theoretical analysis Knowledge of MATLAB, and C/C++ is a must Knowledge in System-C, Python and any High-level synthesis tool is a plus Strong academic background (Master’s or PhD in signal processing or related area) 15+ years of work ... - Jun 04
Senior IP Application Engineer
Alphawave
–
Bengaluru, Karnataka, India
... or Computer Science Minimum of 3-6 years relevant IP &/or ASIC experience which can include mixed signal circuit design OR front-end design, synthesis, static timing analysis, formal verification, design verification and/or silicon validation. ... - Jun 16
Train Performance Manager
Alstom
–
Bengaluru, Karnataka, India
... Functionally reports to the Chief of Development (CoD) Is the main focal point to the customer for train performance topics Is accountable of the source requirements synthesis (RBS), the train level performance requirements development through ... - Jun 10
Bid Costing Manager
Alstom
–
Bengaluru, Karnataka, India
... (with Bid manager, Tender leader, Finance Tender Manager, other contributors…) Good communication skills (presentations, synthesis, relationship with contributors ...) Comfortable in an international and a multi-cultural environment Ability to ... - Jun 04